

Sharp Programmable Controller

# New Satellite JW10

**User's Manual** 

We thank you for your purchase of the SHARP programmable controller JW10. Carefully read this user's manual and the JW10 instruction manual attached to the system module of JW10 so that you are able to operate JW10 properly, having thoroughly familiarized yourself with the functions of the system module and their operation method. Keep this user's manual with you together with the JW10 instruction manual. We are confident that these booklets will be helpful whenever you face problem.

Note	
This book applies the following abbreviations to methods such as addresses and setting values.	<b>e</b> .
Octal (8)	Example : 377(8)
Decimal (D) or no indication	Example : 255(D), 255
Hexadecimal (H)	Example : FF(H)

Note
This module is made in accordance with Japanese domestic specifications. Its guarantee clauses are described in a separate guarantee card (packed together with the module). When this module is used outside Japan, these guarantee clauses are not applicable. In addition, the guarantee should be understood as a guarantee of the delivered product as a single unit and every other damages or losses due to damage or malfunction of the product will not be included in this guarantee.
Should you have any questions and inquiries, please feel free to contact our dealers.

- The whole or partial photocopy of this booklet is prohibited.
- Contents of this booklet may be revised for improvement without notice.

# **Safety Precautions**

Read this manual and attached documents carefully before installation, operation, maintenance and checking in order to use the machine correctly. Understand all of the machine knowledge, safety information, and cautions before starting to use. In this instruction manual, safety precautions are ranked into "danger" and "caution" as follows.

Caution

: Wrong handling may possibly lead to death or heavy injury.

: Wrong handling may possibly lead to medium or light injury.

Even in the case of  $\bigcirc$  Caution, a serious result may be experienced depending on the circumstances. Anyway, important points are mentioned. Be sure to observe them strictly.

The picture signs of prohibit and compel are explained below.



: It means don'ts. For example, prohibition of disassembly is indicated as (  $\bigotimes$  ).

: It means a must. For example, obligation of grounding is indicated as ( 😃 ).

#### 1) Installation

- Caution
   Use in the environments specified in the catalog and instruction manual. Electric shock, fire or malfunction may be caused when used in the environments of high temperature, high humidity, dusty or corrosive atmosphere, vibration or impact.
   Install according to the manual.
- Wrong installation may cause drop, breakdown, or malfunction.
- Never admit wire chips or foreign matters.
- Or fire, breakdown or malfunction may be caused.

#### 2) Wiring

Compel

 Be sure to ground. Unless grounded, electric shock or malfunction may be caused.

<u>∕</u> ∩ Caution
<ul> <li>Connect the rated power source. Connection of a wrong power source may cause a fire.</li> <li>Wiring should be done by qualified electrician. Wrong wiring may lead to fire, breakdown or electric shock.</li> </ul>

#### (1) Danger

• Don't touch the terminal while the power is being supplied or you may have an electric shock. · Assemble the emergency stop circuit and interlock circuit outside of the programmable controller. Otherwise breakdown or accident damage of the machine may be caused by the trouble of the programmable controller.

### **∧** Caution

- Change of program durung operation, or "Run" or "stop" during operation should be done with particular care by confirming safety. Misoperation may lead to damage or accident of the machine.
- Turn on the power source in the specified sequence. Turning ON with wrong sequence may lead to machine breakdown or accident.

4) Maintenance

#### $\mathbb{R}$ Prohibit


· Don't disassemble or modify the modules. Or fire, breakdown or malfunction may be caused.

### **∧** Caution

• Turn OFF the power source before detaching or attaching the module. Or electric shock, malfunction or breakdown may be caused.

#### 3) Use

	Chapter 5: Installation
	Chapter 6: Wiring
	Chapter 7: Memory Configuration of the JW10
	Chapter 8: Operation of the JW10
	Chapter 9: Description of Instructions
	Chapter 10: System Design
	Chapter 11: ROM Operation
	Chapter 12: How to Use the High-Speed Counter
	Chapter 13: How to Use Communication Port
	Chapter 14: How to Use the MMI Port
CHARD Drag rommobile Controller	Chapter 15: Analog input/output module
SHARP Programmable Controller New Satellite JW10	Chapter 16: Trial Run
	Chapter 17: Maintenance and Check



- Chapter 18: Specifications
- Appendix

Chapter 1:

**Chapter 2:** 

Chapter 3:

Chapter 4:

Outline

**Safety Precautions** 

**System Configuration** 

Name and Function of Each Part

# **Table of contents**

Chapter 1.	Outline · · · · · · · · · · · · · · · · · · ·
Chapter 2.	Safety Precautions · · · · · · · · · · · · · · · · · · ·
Chapter 3. 3-1 [1] [2] [3] 3-2 [1] [2] [3]	System Configuration · · · · · · · · · · · · · · · · · · ·
Chapter 4. 4-1 4-2	Name and Function of Each Part · · · · · · · · · · · · · · · · · · ·
Chapter 5. 5-1 5-2 [1] [2] 5-3	Installation
	Wiring $6-1$ to $6-18$ Precautions for wiring $6-1$ Wiring to power, FG terminals, and halt output terminals $6-1$ Wiring to input terminal $6-2$ Basic module $6-2$ Expansion module $6-4$ Precautions for connecting input device $6-5$ Wiring to output terminal $6-8$ Basic module $6-8$ Expansion module $6-9$ Precautions for connecting output device $6-10$ Wiring with noise countermeasures $6-13$ Grounding $6-13$ Countermeasure of noise from power supply line $6-15$ Safeguard from lightning $6-16$ Wire expansion cable $6-17$ Note for external wiring to I/O port $6-18$
Chapter 7. 7-1 [1] [2]	Memory Configuration of the JW10 · · · · · · · · · · · · · · · · · · ·

	(5) Relay area byte address 7-2
	(6) Special relay 7-3
	(7) Special register 7-5
[3]	Timer/counter current value storage area 7-7
[4]	Register area 7-7
[5]	File address 7-8
7-2	Program memory 7-9
7-3	System memory 7-10
[1]	Table of system memory 7-10
[2]	Description of system memory 7-11
Chapter 8	Operation of the JW10 ····· 8-1 to 8-11
8-1	Operation cycle 8-1
[1]	Operation flow chart 8-1
[2]	Power ON processing 8-2
[3]	Scan cycle 8-3
8-2	-
[1]	Timer interruption 8-6
[2]	Interruption of high-speed counter 8-7
8-3	
[1]	Contents of self diagnosis 8-9
[2]	Halt output 8-10
[3]	Special relay 8-10
[4]	Error code 8-10
[5]	ON/OFF status of the output port at error 8-11
Chapter 9.	Description of Instructions · · · · · · · · · · · · · · · · · · ·
9-1	Table of instructions 9-1
9-1 [1]	Table of instructions       9-1         Basic instruction       9-1
[1]	Basic instruction 9-1
[1] [2]	Basic instruction 9-1 Application instruction (numeric order) 9-2 Application instructions (functional order) 9-6
[1] [2] [3]	Basic instruction 9-1 Application instruction (numeric order) 9-2 Application instructions (functional order) 9-6
[1] [2] [3] 9-2	Basic instruction 9-1 Application instruction (numeric order) 9-2 Application instructions (functional order) 9-6 Basic instruction 9-8
[1] [2] [3] 9-2 [1]	Basic instruction 9-1 Application instruction (numeric order) 9-2 Application instructions (functional order) 9-6 Basic instruction 9-8 Execution of basic instruction 9-8 Description of each basic instruction 9-9
[1] [2] [3] 9-2 [1] [2]	Basic instruction 9-1 Application instruction (numeric order) 9-2 Application instructions (functional order) 9-6 Basic instruction 9-8 Execution of basic instruction 9-8 Description of each basic instruction 9-9
[1] [2] [3] 9-2 [1] [2] 9-3	Basic instruction 9-1Application instruction (numeric order) 9-2Application instructions (functional order) 9-6Basic instruction 9-8Execution of basic instruction 9-8Description of each basic instruction 9-9Application Instruction 9-20
[1] [2] [3] 9-2 [1] [2] 9-3 [1]	Basic instruction 9-1 Application instruction (numeric order) 9-2 Application instructions (functional order) 9-6 Basic instruction 9-8 Execution of basic instruction 9-8 Description of each basic instruction 9-9 Application Instruction 9-20 Function number 9-20
[1] [2] [3] 9-2 [1] [2] 9-3 [1] [2] [3] [4]	<ul> <li>Basic instruction 9-1</li> <li>Application instruction (numeric order) 9-2</li> <li>Application instructions (functional order) 9-6</li> <li>Basic instruction 9-8</li> <li>Execution of basic instruction 9-8</li> <li>Description of each basic instruction 9-9</li> <li>Application Instruction 9-20</li> <li>Function number 9-20</li> <li>Source and destination 9-20</li> <li>Indirect address assignment 9-21</li> <li>Accumulator and stack register 9-22</li> </ul>
[1] [2] [3] 9-2 [1] [2] 9-3 [1] [2] [3] [4] [5]	<ul> <li>Basic instruction 9-1</li> <li>Application instruction (numeric order) 9-2</li> <li>Application instructions (functional order) 9-6</li> <li>Basic instruction 9-8</li> <li>Execution of basic instruction 9-8</li> <li>Description of each basic instruction 9-9</li> <li>Application Instruction 9-20</li> <li>Function number 9-20</li> <li>Source and destination 9-21</li> <li>Accumulator and stack register 9-22</li> <li>Operational condition 9-23</li> </ul>
[1] [2] [3] 9-2 [1] [2] 9-3 [1] [2] [3] [4] [5] [6]	<ul> <li>Basic instruction 9-1</li> <li>Application instruction (numeric order) 9-2</li> <li>Application instructions (functional order) 9-6</li> <li>Basic instruction 9-8</li> <li>Execution of basic instruction 9-8</li> <li>Description of each basic instruction 9-9</li> <li>Application Instruction 9-20</li> <li>Function number 9-20</li> <li>Source and destination 9-20</li> <li>Indirect address assignment 9-21</li> <li>Accumulator and stack register 9-22</li> <li>Operational condition 9-23</li> <li>Operation flag 9-24</li> </ul>
<ol> <li>[1]</li> <li>[2]</li> <li>[9-2</li> <li>[1]</li> <li>[2]</li> <li>[-3]</li> <li>[1]</li> <li>[2]</li> <li>[3]</li> <li>[4]</li> <li>[5]</li> <li>[6]</li> <li>[7]</li> </ol>	<ul> <li>Basic instruction 9-1</li> <li>Application instruction (numeric order) 9-2</li> <li>Application instructions (functional order) 9-6</li> <li>Basic instruction 9-8</li> <li>Execution of basic instruction 9-8</li> <li>Description of each basic instruction 9-9</li> <li>Application Instruction 9-20</li> <li>Function number 9-20</li> <li>Source and destination 9-20</li> <li>Indirect address assignment 9-21</li> <li>Accumulator and stack register 9-22</li> <li>Operational condition 9-23</li> <li>Operation flag 9-24</li> <li>Double-length operation 9-26</li> </ul>
<ol> <li>[1]</li> <li>[2]</li> <li>[3]</li> <li>[9-2</li> <li>[1]</li> <li>[2]</li> <li>[3]</li> <li>[4]</li> <li>[5]</li> <li>[6]</li> <li>[7]</li> <li>[8]</li> </ol>	<ul> <li>Basic instruction 9-1</li> <li>Application instruction (numeric order) 9-2</li> <li>Application instructions (functional order) 9-6</li> <li>Basic instruction 9-8</li> <li>Execution of basic instruction 9-8</li> <li>Description of each basic instruction 9-9</li> <li>Application Instruction 9-20</li> <li>Function number 9-20</li> <li>Source and destination 9-20</li> <li>Indirect address assignment 9-21</li> <li>Accumulator and stack register 9-22</li> <li>Operational condition 9-23</li> <li>Operation flag 9-24</li> <li>Double-length operation 9-26</li> <li>Description of each application instruction 9-28</li> </ul>
<ol> <li>[1]</li> <li>[2]</li> <li>[3]</li> <li>9-2</li> <li>[1]</li> <li>[2]</li> <li>[3]</li> <li>[4]</li> <li>[5]</li> <li>[6]</li> <li>[7]</li> <li>[8]</li> <li>9-4</li> </ol>	Basic instruction 9-1Application instruction (numeric order) 9-2Application instructions (functional order) 9-6Basic instruction 9-8Execution of basic instruction 9-8Description of each basic instruction 9-9Application Instruction 9-20Function number 9-20Source and destination 9-20Indirect address assignment 9-21Accumulator and stack register 9-22Operational condition 9-23Operation flag 9-24Double-length operation 9-26Description of each application instruction 9-28Ladder design precautions 9-117
<ol> <li>[1]</li> <li>[2]</li> <li>[3]</li> <li>[9-2</li> <li>[1]</li> <li>[2]</li> <li>[3]</li> <li>[4]</li> <li>[5]</li> <li>[6]</li> <li>[7]</li> <li>[8]</li> <li>[9-4</li> <li>[1]</li> </ol>	Basic instruction 9-1Application instruction (numeric order) 9-2Application instructions (functional order) 9-6Basic instruction 9-8Execution of basic instruction 9-8Description of each basic instruction 9-9Application Instruction 9-20Function number 9-20Source and destination 9-20Indirect address assignment 9-21Accumulator and stack register 9-22Operational condition 9-23Operation flag 9-24Double-length operation 9-26Description of each application instruction 9-28Ladder design precautions 9-117Relay circuit that needs revision 9-117
<ol> <li>[1]</li> <li>[2]</li> <li>[3]</li> <li>9-2</li> <li>[1]</li> <li>[2]</li> <li>[3]</li> <li>[4]</li> <li>[5]</li> <li>[6]</li> <li>[7]</li> <li>[8]</li> <li>9-4</li> </ol>	Basic instruction 9-1Application instruction (numeric order) 9-2Application instructions (functional order) 9-6Basic instruction 9-8Execution of basic instruction 9-8Description of each basic instruction 9-9Application Instruction 9-20Function number 9-20Source and destination 9-20Indirect address assignment 9-21Accumulator and stack register 9-22Operational condition 9-23Operation flag 9-24Double-length operation 9-26Description of each application instruction 9-28Ladder design precautions 9-117

[4] Program check 9-121

10-1 10-2	System Design · · · · · · · · · · · · · · · · · · ·
11-1 11-2	ROM Operation       11-1 to 11-4         ROM operation       11-1         Writing into ROM       11-2         ROM operation procedure       11-4
12-1 12-2 12-3	How to Use the High-Speed Counter · · · · · · · · · · · · · · · · · · ·
13-1 [1] [2] 13-2 [1] [2] [3] [4]	How to Use Communication Port · · · · · · · · · · · · · · · · · · ·
13-3 [1] [2] [3] [4] [5] 13-4 [1] [2] [3] [4] [5] [6]	Description of each command 13-9 Data link 13-23 Communication specifications 13-23 Wiring 13-24 Setting system memory 13-24 Communication flag 13-24 Communication timing and transmission time required 13-26 Remote I/O 13-29 Communication specifications 13-29 Wiring 13-30 Setting system memory 13-30 Communication flag 13-30 Operation condition of remote I/O slave station 13-32 Communication timing and transmission time required 13-33
14-1 14-2	How to Use the MMI Port · · · · · · · · · · · · · · · · · · ·

[2] Support tool connections 14-4

[1]	Wiring 14-6
Chapter 15.	Analog input/output module · · · · · · · · · · · · · · · · · · ·
	Outline 15-1
	Name and function of each part 15-2
	Analog input module (JW-14AD) 15-2
[2]	Analog output module (JW-12DA) 15-2
	Wiring <i>15-3</i>
	JW-14AD 15-3
[2]	JW-12DA <i>15-4</i> How to use JW-14AD <i>15-5</i>
	Operation mode 15-5
	Allocation of data memory 15-5
	Average function 15-6
[0] [4]	-
	How to use JW-12DA 15-7
[1]	Operation mode 15-7
[2]	Allocation of data memory 15-7
[3]	Module status in error 15-7
15-6	Specifications 15-8
[1]	JW-14AD Performance specifications 15-8
[2]	·
	General specifications 15-10
	Outline dimension drawings 15-10
Chapter 16.	Trial Run
16-1	Check points prior to trial run 16-1
16-2	Operation method for trial run 16-2
Chapter 17.	Maintenance and Check 17-1 to 17-6
•	Periodical check 17-1
17-2	Troubleshooting 17-2
Chapter 18	Specifications · · · · · · · · · · · · · · · · · · ·
=	General specifications 18-1
	Performance specifications 18-2
	Specifications of I/O port 18-3
	Outline dimension drawings 18-9
Appendix	Appendix-1 to Appendix-17
• •	ndix-1 Address map of data memory Appendix-1
	ndix-2 ASCII code table Appendix-8
	ndix-3 Binary/octal/decimal/hexadecimal/BCD code correspondence table Appendix-10
	ndix-4 JW-13PG key operation Appendix-11
Appe	ndix-5 Connection with an LCD control terminal Appendix-17

# Chapter 1. Outline

The New Satellite JW10 is a programmable controller (hereafter referred to as "PC") for controlling small scale circuit systems up to 124 of input and output points.

#### (Feature 1) Selection of 13 modules

JW10 is a compact and module type PC which has all components integrated one body. You can choose from six models of basic modules, five models of expansion module, and analog input/ output module in accordance with control scale and contents which are used.

Module name	Model name	Outline			
	JW-1324K	DC input 16 points, relay output 12 points Unavailable for expansion			
Basic module	JW-1342K	DC input 16 points(high speed response), transistor output 12 points Unavailable for expansion			
	JW-1424K	DC input 24 points, relay output 16 points *1			
	JW-1442K	DC input 24 points(high speed response), transistor output 16 points *1			
	JW-1624K	DC input 36 points, relay output 24 points *1			
	JW-1642K	DC input 36 points(high speed response), transistor output 24 points *1			
Expansion	JW-112N	DC input 16 points			
module	JW-112S	Transistor output 16 points			
	JW-114S	Relay output 16 points			
	JW-1124NS	DC input 8 points, relay output 8 points			
	JW-1324NS	DC input 16 points, relay output 16 points			
Analog input	JW-14AD	4 channels 0 to 10V → Binary 12 bits *2			
module		0 to 20mA $\rightarrow$ Binary 11 bits			
Analog output	JW-12DA	2 channels Binary 12 bits $\rightarrow$ 0 to 10V *2			
module		Binary 11 bits → 0 to 20mA			

\*1 The basic modules, the JW-1424K, JW-1442K, JW-1624K, and JW-1642K, can be connected to 2 expansion modules, 1 analog input module, and 1 analog output module.

\*2 The JW-14AD and JW-12DA can be connected to any basic module that is version 2.0 or later.

#### (Feature 2) Large memory capacity and variety of application instructions

Though the JW10 is a compact PC, it is equipped with a large capacity data memory of 6,656 points of auxiliary relays and 2,048 bytes of registers. The JW10 has a variety of application instructions such as logical operation instruction, arithmetic operation instruction, comparison instruction, etc. so that it can be used for processing data.

#### (Feature 3) Equipped with three types of communication function as standard

The JW10 is equipped with three types of communication functions: computer link, data link, and remote I/O, as standard. You can construct a network system without any additional modules. (Select one from the three communication functions for use.)

- (1) Computer link
  - Enables data communication between one host computer and maximum 63 modules of JW10.
- (2) Data link
  - Enables data communication between one JW10 master station and maximum seven modules of JW10 slave stations which can communicate 8 bytes of data for each transmission and reception per one station.
- (3) Remote I/O
  - Enables remote data input and output between one JW10 master station and maximum four modules JW10 slave stations and is able to transmit data through 36 points of input and 24 points of output per one station.

Data link and remote I/O functions are available using upper model JW20H/30H as a master station and JW10 as slave stations.

#### (Feature 4) MMI port to be used for computer link

Connection port (MMI port) of support tool can be used as computer link.

#### (Feature 5) High-speed counter is integrated

The JW10 incorporates high-speed counter (two points of single-phase rising pulse input, or one point of 90-degree phase difference 2-phase signals) of maximum frequency 10 kHz so that it can easily receive pulses from rotary encoders.

Data converting software "Mitaro JW10" to export data to a table calculation software "Microsoft Excel\*" is available. Using this software, JW10 data can be automatically exported to an Excel work sheet without need of any another software. For details, see the separate manual.

\* Registered trade mark of Microsoft Corporation, USA.

#### Version of the basic module

The system ROM on the basic module has been upgraded by adding new functions. The relation between the additional functions and the corresponding ROM versions are listed in the following table.

Additional functions	ROM version	See page	
Set system memory #055	1.4 or later	7-12	
(Set run/stop in error of program check)		1-12	
Connection of analog input module (JW-	2.0 or later	15-1 to 15-10	
14AD) and analog output module (JW-12DA)			
Remote I/O slave station battery error flag	2.3 or later	13-32	

Your system ROM version number can be checked at system memory address #041. (See page 7-11)

# **Chapter 2. Safety Precautions**

#### (1) Setup environment

Avoid keeping the JW10 in the following conditions:

- Direct sunlight.
- Relative humidity which exceeds the range of 5 to 90 %. No condensation due to rapid temperature variation.
- · Corrosive and flammable gases.

#### (2) Emergency stop circuit

- Prepare an emergency stop circuit at an external relay circuit, and connect the halt output from the JW10. (The halt output is integrated in basic module JW-1424K/1442K/1624K/1642K.)
- Basic module JW-1324K/1342K does not have halt output. Provide a circuit to make output of JW-1324K/1342K normally ON, and connect this contact point into the emergency stop circuit. In this case, set system memory #206 to 00(H) (turn OFF output when the PC stops operation.)


#### (3) Grounding

• Prepare a class-3 grounding of the JW10 separately. Never co-ground with high power equipment grounding lines.


#### (4) Installation

- Securely fasten the fixing screws in each module, and confirm again that it is fastened prior to supplying power. Looseness of screws may cause malfunction.
- Firmly connect cable (expansion cable), connecting to the basic and expansion modules. Confirm connectors are fastened prior to supplying power. Looseness may cause malfunction.
- When JW-1424K/1442K/1624K/1642K is used as basic module, make sure to insert a termination connector on the end module.
- Each Module has a ventilation hole to allow for cooling. Do not block the holes.
- Install the JW10 vertically against a control panel.

Good; Vertical installation



No good; Horizontal installation



- (5) Wiring
  - Keep the input/output lines away from high voltage or strong current lines such as power lines.

#### (6) Cautions for static electricity

• Significant amounts of static electricity may build up on the human body in extremely dry conditions. Prior to touching the JW10, discharge the static electricity by touching grounded metals.

#### (7) Cleaning


• Use the dry and soft cloths for cleaning. Volatile solvents (alcohol, paint thinner, freon etc.) and wet rags may cause deformation of a change of color.

#### (8) Storage

- Keep the JW10 in cool and dry conditions as it is equipped with a battery for memory backup. High ambient temperature may shorten its battery life.
- Do not put other objects on the JW10.

#### (9) Overcurrent protection (fuse)

- Output circuit of the JW10 basic and expansion modules does not have fuse inside.
   If a load connected with the output terminals is shorted, it may cause burn out of an external wiring or the module. Therefore, insert protection fuses for outputs of each common line. These protection fuses are to prevent abnormal heat or burn out of modules due to overcurrent. These fuses do not protect output elements and loads.
- To secure safety, we recommend to provide fuses for each output point with enough capacity to meet each load.




• When a fuse is blown out, solve the cause (short-circuit of an external wiring, use of load exceeding the rated output) and then replace the relative module.

#### (10) Description of relay output [output port of JW-1324K/1424K/1624K/114S/1124NS/1324NS]

- A relay output is different from a transistor or other semiconductor output.Relays have a limited lifespan, determined by the number of times the relay contracts open and close.
   In addition, the actual life span of the relay output is greatly affected by the type of load connected, and whether or not there is a protection circuit for the relay.
- Generally, inductive loads such as relays and solenoid valves generate surge voltages when the
  output is turned OFF. This affects the lifespan of the relay. We recommend connecting a protective
  circuit, as shown below. (If the inductive loads already have integrated protection circuits, additional
  protective circuits are not necessary.)

A relay output equipped with a protective circuit will generally extend its life to two to five times longer than that of relays without a protective circuit.


• For frequent open and close operations and for long continuous operation, we recommend using a transistor output instead.



# **Chapter 3. System Configuration**

### 3-1 Basic system configuration

### [1] System configuration



### [2] Table of module

Module name	Model name	Outline	•	Accessories	
Basic module	JW-1324K	Power voltage	85 to 250VAC	Instruction manual	1
		24 VDC input	16 points		
		Relay output Max. No. of I/O points	12 points 28 points (unavailable expansion)		
		Program capacity	1.5K words		
	JW-1342K	Power voltage 24 VDC input (high speed response)	85 to 250VAC 16 points	Instruction manual	1
		Transistor output Max. No. of I/O points Program capacity	12 points 28 points (unavailable expansion) 1.5K words		
	JW-1424K	Power voltage	85 to 250VAC	Instruction manual	1
		24 VDC input	24 points		
		Relay output	16 points		
		Max. No. of I/O points	104 points		
		Program capacity	4K words		
-	JW-1442K	Power voltage	85 to 250VAC	Instruction manual	1
		24 VDC input	24 points		
		Transistor output	16 points		
		Max. No. of I/O points	104 points		
		Program capacity	4K words		
	JW-1624K	Power voltage	85 to 250VAC	Instruction manual	1
		24 VDC input	36 points		
		Relay output	24 points		
		Max. No. of I/O points	124 points		
		Program capacity	4K words		
	JW-1642K	Power voltage	85 to 250VAC	Instruction manual	1
		24 VDC input	36 points		
		Transistor output	24 points		
		Max. No. of I/O points	124 points		
		Program capacity	4K words		
Expansion module	JW-112N	24 VDC input	16 points	Expansion cable (4cm)	1
	JW-112S	Transistor output	16 points	Expansion cable (4cm)	1
	JW-114S	Relay output	16 points	Expansion cable (4 cm)	1
	JW-1124NS	24 VDC input	8 points	Expansion cable (4 cm)	1
-		Relay output	8 points		
	JW-1324NS	24 VDC input	16 points	Expansion cable (4 cm)	1
		Relay output	16 points		
Analog input	JW-14AD	4 channels		Instruction manual	1
module		0 to 10V→Binary 12		Expansion cable (4cm)	1
		0 to 12mA→Binary 1	1 bits	Instruction manual	4
Analog output	JW-12DA	2 channels	101/	Instruction manual Expansion cable (4cm)	1 1
module		Binary 12 bits→0 to 10V Binary 11 bits→0 to 20mA			1

Module name	Model name	Outline	Accessories	
Expansion cable	JW-104EC	Expansion module connection cable (40 cm)		
PG connection	JW-12KC	A cable (2 m) to connect between basic		
cable		module and support tool.		
Hand-held	JW-13PG	LCD dot matrix display	Instruction manual	1
programmer	(withA,Bmark)	Instruction words programmer (16	Lock spring	2
		characters 4 lines )	Programmer mounting bracket	1
			Retention screw of program	nmer
			mounting bracket (M3x6)	1
Multipurpose	JW-50PG	LCD graphic display ( $640  imes 480$ dots )	Instruction manual	5
programmer	(Ver. 5.3 or later)	Built in 1 set of 3.5" floppy disk drive	Power supply cable	1
		Built in 1 set of 2.5" hard disk drive ( 256	JW-52SP(FD)	1
		MB)		
Ladder software	JW-50SP	Ladder software for IBM-PC	Instruction manual	1
	(Ver. 5.3I or		Key label	1
	later)		Converter	1
	JW-52SP	Ladder software for DOS/V personal	Instruction manual	1
	(Ver. 5.3 or later)	computer, Japanese display	Key label	1
	JW-92SP	Ladder software for PC-98 series, Japa-	Communication adapter II	1
	(Ver. 5.3 or later)	nese display		

### [3] Example of system configuration

Figures in parenthesis are relay numbers (octal)

Figures in parenthesis are relay nur					
System configuration	Input / output	Basic module	Expansion module 1	Expansion module 2	Total
JW-1324K/1342K	Input	16 points (00000 to 00017)	_		16 points
	Ouput	12 points (00400 to 00413)			12 points
JW-1424K/1442K	Input	24 points (00000 to 00027)	_		24 points
	Ouput	16 points (00400 to 00417)			16 points
JW-1624K/1642K	Input	36 points (00000 to 00043)		—	36 points
	Ouput	24 points (00400 to 00427)			24 points
JW-1424K JW-112N	Input	24 points (00000 to 00027)	16 points (00030 to 00047)	—	40 points
	Output	16 points (00400 to 00417)			16 points
JW-1624K JW-114S	Input	36 points (00000 to 00043)		—	36 points
	Output	24 points (00400 to 00427)	16 points (00430 to 00447)		40 points
JW-1624K JW-1124NS	Input	36 points (00000 to 00043)	8 points (00050 to 00057)		44 points
	Output	24 points (00400 to 00427)	8 points (00430 to 00437)		32 points
JW-1424K JW-1324NS	Input	24 points (00000 to 00027)	16 points (00030 to 00047)		40 points
	Output	16 points (00400 to 00417)	16 points (00420 to 00437)	—	32 points
JW-1624K JW-112N JW-1124NS	Input	36 points (00000 to 00043)	16 points (00050 to 00067)	8 points (00070 to 00077)	60 points
	Output	24 points (00400 to 00427)		8 points (00430 to 00437)	32 points
JW-1424K JW-1124NS JW-112S	Input	24 points (00000 to 00027)	8 points (00030 to 00037)	—	32 points
	Output	16 points (00400 to 00427)	8 points (00420 to 00427)	16 points (00430 to 00447)	40 points
JW-1624K JW-1324NS JW-1324NS	Input	36 points (00000 to 00043)	16 points (00050 to 00067)	16 points (00070 to 00107)	68 points
	Output	24 points (00400 to 00427)	16 points (00430 to 00447)	16 points (00450 to 00467)	56 points
JW-1424K JW-14AD JW-12DA JW-1124NS	Input	24 points (00000 to 00027)	8 points (00030 to 00037)		32 points
*Note 2 *Note 2	Output	16 points (00400 to 00417)	8 points (00420 to 00427)	_	24 points


\*Note 1 : For allocation of relay number, see page 10 · 3.

\*Note 2 : JW-14AD and JW-12DA do not occupy I/O relay area.


# 3-2 System configuration using communication

### [1] Computer link system

(1) In case of using communication port




#### (2) In case of using MMI port




### [2] Data link system


(1) In case of using the JW10 as master station




#### (2) In case of using the JW20H/30H as master station



#### [3] Remote I/O system (1) In case of using the JW10 as master station



#### (2) In case of using the JW20H/30H as master station




3

# Chapter 4. Name and Function of Each Part

### 4-1 Basic module

Six models : JW-1324K, JW-1342K, JW-1424K, JW-1442K, JW-1624K, and JW-1642K, are available as basic module of JW10.



#### 3 Input terminal

Connect a cable from an input device.

Terminals 0 to 3 can be used for input of a high-speed counter.

#### 4 Power terminal for sensor

Can be used for driving power of an external sensor (24 VDC). (JW-1324K/1342K : 0.3A,

JW-1424K/1442K/1624K/1642K : 0.4A)

#### **5** Output terminal

Connect a cable from an output device.

6 Halt output terminal [JW-1424K/1442K/1624K/1642K only]
 A relay output terminal which will open when JW10
 is stopped operation.

of I/O.

computer link.

1624K/1642K only]

Insert a PG connection cable (JW-12KC) to con-

Or, insert a communication cable when using

Insert an expansion cable (4 cm) supplied with an

expansion module or JW-104EC (40 cm) for con-

nection with an expansion module for expansion

In case of the expansion module is not connected,

insert termination connector  $(\overline{D})$  in this connector.

9 Expansion connector (OUT) [JW-1424K/1442K/

nect with a support tool such as JW-13PG.

#### 10 Input indication lamp (amber)

Lights is when the connected input devices are functioning. (JW-1324K/1342K: 16 pieces, JW-1424K/1442K:

24 pieces, JW-1624K/1642K: 32 pieces)

### 1 Output indication lamp (amber)

Lights when the outputs are functioning. (JW-1324K/1342K: 12 pieces, JW-1424K/1442K: 16 pieces, JW-1624K/1642K: 24 pieces)

#### 2 POWER lamp (green)

Lights when a power supply inside the basic module is supplying 5 V power.

#### 13 RUN lamp (green)

- During normal operation: Lights ON
- During programming using support tool (stopped PC operation): Blinking
- Detecting an error with self diagnosis function: Goes OFF

(Lights when battery error is occurred.)

### 4-2 Expansion module

#### (4) COMM. lamp

Lights during communication through computer link, data link, or remote I/O using the communication port.

#### 15 ERR lamp (red)

When an error is detected with self diagnosis function, this lamp lights and PC stops operation. (In case when battery error has occurred, the PC continues operation.)

(6) ROM socket [JW-1424K/1442K/1624K/1642K only]

Inserts a ROM (EPROM, EEPROM) for ROM operation.


#### 17 Termination connector


Makes sure to insert the termination connector on an expansion connector (OUT) of the end module.


#### 18 DIN rail lever

Moves up and down to install or detach the module on a DIN rail.

Five models: JW-112N, JW-112S, JW-114S, JW-1124NS, and JW-1324NS, are available as expansion module of JW10.







#### ① Input terminal

Connects a cable from an input device.

#### **2** Output terminal

Connects a cable from an output device.


#### **③** Expansion connector (IN)

Inserts an expansion cable (4 cm) supplied with an expansion module or JW-104EC (40 cm) for connection with an expansion connector of basic module. When this expansion module is used as the second expansion module, insert an expansion cable for connecting with the first expansion module's expansion connector (OUT).

#### ④ Expansion connector (OUT)

Inserts the expansion cable (4 cm) supplied with an expansion module or JW-104EC (40 cm) for connection with the first expansion module (OUT) and second expansion module (IN).

When only one expansion module is used, insert a termination connector which is inserted in the expansion connector (OUT) of basic module (JW-1424K/1442K/1624K/1642K).



#### **(5)** Input indication lamp (amber)

Lights when the connected input devices are functioning.

(JW-112N/1324NS: 16 pieces, JW-1124NS: 8 pieces)

#### **6** Output indication lamp (amber)

Lights when the outputs are functioning. (JW-112S/114S/1324NS: 16 pieces, JW-1124NS: 8 pieces)

#### ⑦ Address marking section

Writes the 2nd and 3rd digits of input relay and output relay using an oil based ink.

Ex.: Write "43" for top address "00430."

#### 8 DIN rail lever

Moves up and down to install or detach the module on a DIN rail.

# **Chapter 5. Installation**


# 5-1 Setup environment

Avoid keeping the JW10 in the following conditions:

- ① Ambient temperature exceeds the range of 0 to 55°C.
- 2 The relative humidity exceeds the range of 5 to 90%.
- ③ Much dusts, salty and iron powders conditions.
- ④ Direct sunlight
- (5) Strong vibration and shock may be received.
- (6) Location where corrosive, combustible, or flammable gases are generated.
- $\bigcirc$  Location where organic solvent such as benzene, thinner, or alcohol, or strong base such as ammonia, or caustic soda may be adhered, and these atmospheric conditions.
- (8) Location which is not well ventilated, and does not provide enough space from surrounding objects or heating devices.


## 5-2 Installation of basic module/expansion module

Install the module as far away as possible from high-voltage wires, high-voltage devices, power lines, power devices, radio equipment with transmitters, and other devices that generate large power surges.




#### [1] Direct installation


When the module is installed directly to a panel surface, use M4 screws with a length of 15 mm or more to secure the module.



ther devices that generate large powers No good : Horizontal installation



Installation dimensions between modules [using the cable (4 cm) supplied with the expansion module]




#### [2] Installation using DIN rail

of the arrow.

rail upward.

Installation


Use a DIN rail having rail width 35 mm and fix using the end plates.



on the DIN rail, and press down in the direction


After the installation, push the lever of the DIN


Removal



Lower the DIN rail and lever's groove using a slot screwdriver, and then hold up entire module to remove.

Make sure to use the end plate to fix the module.






5


## 5-3 Installation of expansion cable and termination connector

- Basic module JW-1424K, JW-1442K, JW-1624K, and JW-1642K can be connected two expansion modules at maximum, one analog input module JW-14AD, and analog output module JW-12DA.
- Use the cable (4 cm) supplied with the expansion/analog input/analog output module or JW-104EC (40 cm) for connection to the expansion cable.
- JW-104EC can be used only one for one system. (Ex. 2)
- Install a termination connector on the end module's expansion connector (OUT).



# Installation procedure of the expansion cable

- 1 Open the expansion connector cover.
- ② Remove the termination connector which is inserted in the expansion connector (OUT) of the basic module (JW-1424K/ 1442K/1624K/1642K).
- ③ Insert the expansion cable in the expansion connector (OUT).
- Insert the expansion cable in the expansion connector (IN) of the expansion module.
- (5) Insert the termination connector, which was removed in item (2) above, in the expansion connector (OUT) of the end expansion module.




- 6 Close the expansion connector cover.
- Note 1: To remove the expansion cable or termination connector, pull the strings of each connector.
- Note 2: Do not connect between IN sides of the expansion connectors, or between OUT sides of the expansion connectors.

5


# Chapter 6: Wiring

# 6-1 Precautions for wiring

- (1) Separate signal lines and power line of the module from high voltage lines and power lines as far as possible. Do not run signal lines and power lines in parallel with high voltage or power lines.
- (2) Provide easy-to-detach wiring thoroughly considering operability at maintenance and repair.
- (3) M3 terminal screws are applied for either of power terminals, input terminals, and output terminals. Use crimp-style terminals equivalent to JIS standard 1.25-3, and securely fix with tightening torque 4 to 8 kgf-cm.




(4) Execute wiring work while opening the terminal block cover. Close this cover after the wiring work.



# 6-2 Wiring to power, FG terminals, and halt output terminals

- Use twisted-pair lines of 1.25 mm<sup>2</sup> sectional area for power lines.
- Connect the halt output to the emergency stop circuit. (See "10-2 Cautions on system design")



Note 1: JW-1324K/1342K does not have halt output.

# 6-3 Wiring to input terminal

- Separate input lines from power lines, output lines, and power lines.
- Use cables of 0.75 to 1.25 mm<sup>2</sup> sectional area and connect using crimp-style terminals.

#### [1] Basic module

• Upper row of the terminal block of each module is input side.

#### (1) JW-1324K/1342K [DC input : 16 points]

		Terminal 0 to 3	Terminal 4 to 17	Terminal connection diagram
No. of input		4 points	12 points	
Rated inpu	ut voltage	12/24 VDC	24 VDC	
Input volta	ge range	10 to 26.4 VDC	20 to 26.4 VDC	
Rated inpu	ut current	3.6 mA TYP. (12 V)	4.8 mA TYP.	
		7.6 mA TYP. (24 V)	(24 V)	
Input ON I	evel	10 V (3 mA) max.	20 V (3.5 mA) max.	+24VpoNJ         0         2         4         6         10         12         14         16           OV         OV         00J         1         3         5         7         11         13         15         17
Input OFF	level	5 V (1.5 mA) min.	8 V (1.5 mA) min.	
Response	OFF→ON	1 ms max.	10 ms max.(JW-1324K) 1 ms max.(JW-1342K)	
time	ON→OFF	1 ms max.	10 ms max.(JW-1324K) 1 ms max.(JW-1342K)	
Common system		1 common line for 16	points (no polarity)	
Power capacity of 24 VDC for the integrated sensor.			lmA	

#### (2) JW-1424K/1442K [DC input : 24 points]


	-			
		Terminal 0 to 3	Terminal 4 to 27	Terminal connection diagram
No. of input		4 points	20 points	
Rated inpu	ıt voltage	12/24 VDC	24 VDC	
Input volta	ge range	10 to 26.4 VDC	20 to 26.4 VDC	
Rated inpu	it current	3.6 mA TYP. (12 V)	4.8 mA TYP.	
		7.6 mA TYP. (24 V)	(24 V)	
Input ON le	evel	10 V (3 mA) max.	20 V (3.5 mA) max.	+24Vpcm/l         0         2         4         6         10         12         14         16         20         22         24         26           OV pcm/l         1         3         5         7         11         13         15         17         21         23         25         27         1
Input OFF	level	5 V (1.5 mA) min.	8 V (1.5 mA) min.	
Response	OFF→ON	1 ms max.	10 ms max.(JW-1424K) 1 ms max.(JW-1442K)	
time	ON→OFF	1 ms max.	10 ms max.(JW-1424K) 1 ms max.(JW-1442K)	
Common system		1 common line for 24	points (no polarity)	
Power capacity of 24 VDC for the integrated sensor.		24 VDC ± 10%, 400	)mA	

#### (3) JW-1624K/1642K [DC input : 36 points]

		Terminal 0 to 0	Terreinal 4 to 40	
		Terminal 0 to 3	Terminal 4 to 43	Terminal connection diagram
No. of input		4 points	32 points	
Rated inpu	it voltage	12/24 VDC	24 VDC	
Input voltag	ge range	10 to 26.4 VDC	20 to 26.4 VDC	
Rated inpu	it current	3.6 mA TYP. (12 V)	4.8 mA TYP.	
		7.6 mA TYP. (24 V)	(24 V)	
Input ON le	evel	10 V (3 mA) max.	20 V (3.5 mA) max.	+24VC0M/ 0 2 4 6 10 12 14 16 20 22 24 26 30 32 34 36 40 42
Input OFF	level	5 V (1.5 mA) min.	8 V (1.5 mA) min.	OV D0M/ 1 3 5 7 11 13 15 17 21 23 25 27 31 33 35 37 41 43
Response	OFF→ON	1 ms max.	10 ms max.(JW-1624K) 1 ms max.(JW-1642K)	4 6 6 6 6 6 6 6 6 6 6 6 6 7 7 7 7 7 7 7
time	ON→OFF	1 ms max.	10 ms max.(JW-1624K) 1 ms max.(JW-1642K)	
Common system		1 common line for 36 points (no polarity)		
Power capacity of 24 VDC for the integrated sensor.			)mA	


#### In case of using an external power supply

• If 24 VDC power for the integrated sensor is insufficient capacity, supply power from outside.




#### In case of using 12 V power supply

- Rated input voltage of input terminals 0 to 3 is 12/24 VDC. (Available for the high-speed counter input)
- In case of providing two power supplies (12 VDC and 24 VDC) separately, wire as shown below.



Note: In this case, the external 12 VDC power supply and the 24 VDC power for the integrated sensor are common for their positive (+) line side. Therefore, make sure to separate them at their negative (-) line side.



Note: In this case, the external 12 VDC power supply and the external 24 VDC power are common for their positive (+) line side. Therefore, make sure to separate them at their negative (-) line side.

#### [2] Expansion module

• In JW-1124NS and JW-1324NS, upper row of the terminal block is input side. In JW-112N, upper and lower rows of the terminal block are input side.

		Terminal 0 to $7 \times 2$	Terminal connection diagram	
No. of inpu	t	16 points	(Upper terminal)	(Lower terminal)
Rated inpu	t voltage	24 VDC	Dom/1         3         5         7	
Input voltag	je range	20 to 26.4 VDC		
Rated input	t current	4.8 mA TYP. (24 V)		
Input ON le	vel	20 V (3.5 mA) max.		
Input OFF I	evel	8 V (1.5 mA) min.		
Response	OFF→ON	10 ms max.	Relay numbers are allocated from 0 to 16 from upper to lo	
time	ON→OFF	10 ms max.		
Common system		1 common line for 8 points $  imes  2$	rows of the terminal block.	

#### (1) JW-112N [DC input : 16 points]

#### (2) JW-1124NS [DC input : 8 points]

	Terminal 0 to 7	Terminal connection diagram
t	8 points	
t voltage	24 VDC	
ge range	20 to 26.4 VDC	
t current	4.8 mA TYP. (24 V)	
vel	20 V (3.5 mA) max.	
evel	8 V (1.5 mA) min.	
OFF→ON	10 ms max.	
ON→OFF	10 ms max.	
ystem	1 common line for 8 points	
	t t voltage ge range t current evel oFF→ON ON→OFF ystem	t         8 points           t voltage         24 VDC           ge range         20 to 26.4 VDC           t current         4.8 mA TYP. (24 V)           evel         20 V (3.5 mA) max.           evel         8 V (1.5 mA) min.           OFF→ON         10 ms max.           ON→OFF         10 ms max.


#### (3) JW-1324NS [DC input : 16 points]

		Terminal 0 to $7 \times 2$	Terminal connection diagram
No. of input		16 points	(Left terminal) (Right terminal)
Rated input	t voltage	24 VDC	
Input voltage range		20 to 26.4 VDC	
Rated input current		4.8 mA TYP. (24 V)	
Input ON le	vel	20 V (3.5 mA) max.	COM/COM/ 1 3 5 7 1 3 5 7
Input OFF I	evel	8 V (1.5 mA) min.	
Response	OFF→ON	10 ms max.	
time	ON→OFF	10 ms max.	Relay numbers are allocated from 0 to 16 from left to right points
Common system		1 common line for 16 points	of the terminal block.


#### [3] Precautions for connecting input device

#### (1) ON/OFF time of the input signal

In order to ensure ON/OFF condition of the input device correctly (limit switch etc.) on the operation
of the JW10, ON or OFF time should meet the following conditions.



- In the input/output process at the beginning of each scanning cycle, ON/OFF state of the logic side of the input port is written in the data memory and used as input data for operation of the user's program within its scanning cycle. Therefore, if ON or OFF time of the logic side of the input port is less than 1 scanning time (Δt), ON/OFF data may not be included in the data memory.
- Note 1: The response time of the input port is made by the electricity charge/discharge characteristics of the integral circuit of the input port, and it varies depending on the time of duration of ON or OFF.



 toff shows the difference, shown in the above, between the case when the ON time of the contact point of the input device is longer as shown by dotted lines and the case when the ON time is shorter as shown by solid line.


(Calculation example in case the JW-1324K is used as basic module)


If 1 scanning time is 5ms,


Ton >  $\Delta t$  + ton = 5 + 10 = 15 (ms) Toff >  $\Delta t$  + toff = 5 + 10 = 15 (ms)


#### (2) Connectable input device


• The followings are sensors and switches which can be connected as input. See below for selection and connection of the input device.













- Use a transistor having current driving capacity larger than that of the constant input current of the input port.
- In case of ①, pay attention to leakage current at OFF. (When leakage current is higher than the OFF input current level of the input port, the proximity switch may not turn OFF.)
- Be careful that voltage output type DC input device shown in the right may not be connected. (Driving capacity of an output transistor should be higher than the ON level of the input port).



#### (3) Countermeasure for leakage current on input device

In case of connecting with limit switch with LED or the like, there is also leakage current at OFF. If the leakage current is higher than the OFF level of the input port, the input port may not turn OFF, or noise margin at OFF state may drop.



#### (Reference)

Calculation of leakage current i

$$i_{L} = \frac{V - V_{F}}{R_{s} + R_{i}}$$

V : Power supply voltage

VF: Voltage drop in the forward direction of LED

- Rs: Current limit resistance
- Rin: Input impedance of input port

#### Countermeasure Connection of bleeder resistance

As a countermeasure, a bleeder resistance can be inserted in the input side of the input port as shown below.

Choose the bleeder resistance value R to meet the following conditions:

$$i_L = \left(\frac{R_{in} \times R}{R_{in} + R}\right) < V_{in OFF}$$

Composite impedance of the bleeder resistance and the input impedance

$$R < \left(\frac{V_{\text{in OFF}} \times R_{\text{in}}}{R_{\text{in}} \times I_{L} - V_{\text{in OFF}}}\right) \times \underbrace{0.5}_{\text{Wargin}}$$

 $\label{eq:ill} \begin{array}{l} {}_{i \ \ } : \mbox{Current leakage of the input device} \\ V_{in \ \ \ } : \mbox{Input of the input port OFF level voltage} \\ R_{in} : \mbox{Input impedance of the input port} \\ V : \mbox{Input power supply voltage} \end{array}$ 

In this case, the rating electric power W is,


$$W > \frac{V^2}{R} \times 3$$
  
Margin

[Example] In case that the JW-1324K is used as a basic module at the input power supply voltage of 24 V, and that the leakage current of the input device is 6 mA,

$$\label{eq:L} \begin{array}{l} \text{iL}=6\text{ mA}\\ \text{Vin OFF}=8\text{ V}\\ \text{Rin}=5\text{ kohm}\\ \text{V}=24\text{ V}\\ \text{R}<\frac{8{\times}5}{5{\times}6{-8}}\times0.5=0.909\text{ kohm}\\ \text{If R is 0.9 kohm} \end{array}$$

$$W > \frac{24^2}{0.9 \times 10^3} \times 3 = 1.92 W$$

W will be 2 W.



#### Wiring to output terminal 6-4


- Use cables of 0.75 to 1.25 mm<sup>2</sup> sectional area and connect using crimp-style terminals.
- · Make sure to insert fuses which match each load in order to secure safety for every output circuit for common.

#### [1] Basic module

· Lower row of terminal block of each module is output side.

#### (1) JW-1324K [Relay output : 12 points]


		Terminal 400 to 413	Termina
No. of outp	ut	12 points	
Max. open-	close	250 VAC/30 VDC	
		2 A/point 2 A/common	
Min. load		5 VDC 10 mA	
Response	OFF→ON	10 ms max.	
time	ON→OFF	10 ms max.	
Common s	ystem	1 common line for 8 points $\times 1$	
-		(400 to 407)	
		1 common line for 4 points $\times$ 1	
		(404 to 413)	



(2) JW	'-1342K	[Transistor output : 12 po	ints]
		Terminal 400 to 413	Terminal connection diagram
No. of outp	out	12 points	
Rated load	l voltage	5/12/24 VDC	
Load volta	ge range	4.5 to 27 VDC	
		0.3A/point	
Rated max	. load	1.6A/8 points common(400 to 407)	AC-LACN 401403405407410412comc L2
current		0.8A/4 points common(410 to 413)	
Response	OFF→ON	1 ms max.(resistance load)	
time		1 ms max.(resistance load)	
Common s	system	1 common line for 8 points $\times 1$	
		(400 to 407)	
		1 common line for 4 points $ imes$ 1	
		(404 to 413)	


(3) JW-1424K [Relay output : 16 points]

		Terminal 400 to 417
No. of outp	ut	16 points
Max. open-	close	250 VAC/30 VDC
voltage and	d current	2 A/point 2 A/common
Min. load		5 VDC 10 mA
Response	OFF→ON	10 ms max.
time	ON→OFF	10 ms max.
Common s	ystem	1 common line for 1 point $\times$ 4
		(400 to 403)
		1 common line for 4 points $\times$ 3
		(404 to 417)



#### (4) JW-1442K [Transistor output : 16 points]

		Terminal 400 to 417
No. of outp	out	16 points
Rated load	voltage	5/12/24 VDC
Load voltag	ge range	4.5 to 27 VDC
		0.3A/point
Rated max current	. load	0.8A/4 points common(404 to 417)
Response	OFF→ON	1 ms max.(resistance load)
time	ON→OFF	1 ms max.(resistance load)
Common s	ystem	1 common line for 1 point $\times$ 4
		(400 to 403)
		1 common line for 4 points $ imes$ 3
		(404 to 417)



#### (5) JW-1624K [Relay output : 24 points]

(-) -	-	• • • <b>/</b> • • • • • •			
Terminal 400 to 427		Terminal 400 to 427	Terminal connection diagram		
No. of output		24 points			
Max. open-	close	250 VAC/30 VDC			
voltage and	d current	2 A/point 2 A/common			
Min. load		5 VDC 10 mA			
Response	OFF→ON	10 ms max.	AC-LAC-Nicousicoucicoucie 405/407/410/412/coucie 415/417/420/422/424/426 couli HLT.C L2		
time	ON→OFF	10 ms max.	FG 400 401 402 403 404 406 cos: 411 413 414 416 cos:#421 423 425 427 HLT L1 sHLD}		
Common s	ystem	1 common line for 1 point $ imes$ 4			
		(400 to 403)			
		1 common line for 4 points $ imes$ 3			
		(404 to 417)			
		1 common line for 8 points $ imes$ 1			
		(420 to 427)			
		1			

#### (6) JW-1642K [Transistor output : 24 points]

	Terminal 400 to 427	Terminal connection diagram
ut	24 points	
voltage	5/12/24 VDC	
ge range	4.5 to 27 VDC	
	0.3A/point	
. load	0.8A/4 points common(404 to 417)	
	1.6A/8 points common(420 to 427)	AC-LAC-Ncomacconnclconnel405407410412coung415417420422424426connHLT.C L2
OFF→ON	1 ms max.(resistance load)	FG 400401402403404406[cour=411 413 414 416[cour=421 423 425 427 HLT L1  sHLD]
ystem	1 common line for 1 point $\times$ 4	
	(400 to 403)	
	1 common line for 4 points $\times$ 3	
	(404 to 417)	
	1 common line for 8 points $\times$ 1	
	(420 to 427)	
	voltage je range load <u>OFF→ON</u> ON→OFF	ut24 pointsvoltage $5/12/24$ VDCje range $4.5$ to 27 VDCload $0.3A/point$ $0.8A/4$ points common(404 to 417) $1.6A/8$ points common(420 to 427)OFF→ON1 ms max.(resistance load)ON→OFF1 ms max.(resistance load)N*+OFF1 ns max.(resistance load)Icommon line for 1 point ×4(400 to 403)1 common line for 4 points × 3(404 to 417)1 common line for 8 points × 1

6

#### [2] Expansion module

• In JW-1124NS and JW-1324NS, lower row of the terminal block is output side. In JW-112S and JW-114S, upper and lower rows of the terminal block are output side.

(1) 011-1120				
		Terminal 400 to 417	Terminal connection diagram	
No. of output		16 points	(Upper terminal) (Lower terminal)	
Rated load voltage		5/12/24 VDC		
Load voltage range		4.5 to 27 VDC		
Rated max. load current		0.3A/point		
		0.8A/4 points common		
Response time	OFF→ON	1 ms max.(resistance load)		
	ON→OFF	1 ms max.(resistance load)		
Common system		1 common line (-) for 4 points		
		×4		
			Relay numbers are allocated from 0 to 16 from upper to lower rows of the terminal block.	
(2) IW/	11/10	[Pelay output : 16 points]		

# (1) JW-112S [Transistor output : 16 points]

(2) JW-114S		[Relay output : 16 points]		
		Terminal 0 to 7 $ imes$ 2	Terminal connection diagram	
No. of output		16 points	(Upper terminal)	(Lower terminal)
Max. open-close		250 VAC/30 VDC		
voltage and current		2 A/point 2 A/common		
Min. load		5 VDC 10 mA	0 2 pom/4 5 7	0 2 pomd 5 7
Response	OFF→ON	10 ms max.		
time	ON→OFF	10 ms max.		
Common system		1 common line for 4 point $ imes$ 4		
			Relay numbers are allocated from lower rows of the terminal block.	n 0 to 16 from upper to


(3) JW-1124NS

[Relay output : 8 points]

~			
		Terminal 0 to 7	Terminal connection diagram
No. of output		8 points	
Max. open-close		250 VAC/30 VDC	
voltage and current		2 A/point 2 A/common	
Min. load		5 VDC 10 mA	
Response	OFF→ON	10 ms max.	
time	ON→OFF	10 ms max.	
Common system		1 common line for 4 point $ imes$ 2	

(4) JW-1324NS

[Relay output : 16 points]




## [3] Precautions for connecting output device

#### (1) Countermeasure to surge current of lamp load


At turning on an incandescent lamp, there is surge current 10 to 20 times bigger than normal current for several 10 ms. For reduction of the surge current, insert either a bleeder resistance or an electric current limit resistance.

① To insert a bleeder resistance



During the OFF state of the output port, keep supplying dark current so small as to turn on the lamp dimly.


② To insert an electric current limit resistance




This limits the current within a value determined by the value of the current limit resistance. When the resistance value is high, the voltage on the lamp decreases. Determine the resistance value by the brightness needed when turning on the lamp.

### (2) Countermeasure to surge voltage at opening/closing induced load

Some load generates surge voltage of several thousands volt when an induced load is opened or closed its circuit. As the module of relay output type does not have surge absorption circuit, surge countermeasure outside the module is indispensable in case the load generates high voltage. (This surge voltage countermeasure can extend the life time of the contact points of the relay.) The transistor output module has an integrated internal circuit to absorb voltage surges. Howefver, if a load is located far from the relay output and a long wire is used to connect the load, the surge absorption circuit may not function well. In this case, you should provide a surge absorption circuit near the load.





(Transistor output)

## C: 0.033 to 0.33 $\mu$ F (Pressure resistance should be 250 VAC or higher) R: 47 to 120 ohm

#### Example of CR surge killer


For 100 VAC	ECQ-J0186X(0.1 $\mu$ + 120 ohm) (made by Matsushita Electric Co., Ltd.)
For 200 VAC	ECQ-J0187X(0.033 $\mu$ + 120 ohm) (made by Matsushita Electric Co.,Ltd.)

Diode: Peak inverse voltage ( $V_{RM}$ ) should be more than 3 times of the load voltage. Average rectified current (Io) should be more than load current.

In case of AC load, a varistor can be used in place of the CR surge killer for the same effect. (Installation of both of the CR surge killer and the varistor increases the effect.)

For 85 to 132 VAC	TNR12G221K (made by Marcon Co., Ltd.), ERZV14D221 (made by Matsushita Electric Co., Ltd.)
For 170 to 264 VAC	TNR12G431K (made by Marcon Co., Ltd.), ERZV14D431 (made by Matsushita Electric Co., Ltd.)

Note 1: Avoid the use of a capacitor only as an arc killer, as shown below:




### (3) When driving miniature load

The relay used in the module of relay output type is suitable for power drive, and so with a low voltage and small current such as less than 10 mA, the contact reliability of the contact point drops. In such a case, we recommend to be used module of transistor output type.

### (4) Life of relays

The life of relays used in output circuit, varies depending on the kind of loads. The following shows characteristic curves of the relay contact point.



- Note 1: The above chart shows standard values. Depending on the environment of usage (ambient temperature, etc.), different life may result.
- Note 2: When the signal to the contact point is DC, the life of relays varies according to the load rise characteristics (time constant: T) of the load. The load rise characteristics of the load after the contact point is turned ON are determined by inductance: L and resistance: R

$$\left( T = \frac{R}{L} \right)$$

For the time constant of the load used, see below:

- In case of resistance load: T < 1ms
- In case of small size relay: T = 7 ms

In case of large current L load and magnet: T = 40 ms

In case of a L load with a diode for surge countermeasure, the life may be similar to the case of T < 1ms.

Note 3: Use the contact switching life of more than 100,000 times and within the switching current of less than 2A.

## 6-5 Wiring with noise countermeasures


For your safe usage of the JW10, observe the "6-1 Precaution for wiring" carefully. Wiring to prevent the JW10 from malfunction caused by noise is shown below. Besides, some malfunctions by noise come from complex causes or a cause which cannot be analyzed in quantity. Use the following noise countermeasures as your reference, when you take measures for each actual situation.

## [1] Grounding


Grounding has two purposes; to protect operators from electric shock and to prevent malfunction by noise. The grounding for noise prevention is shown here.

## Don't use a common ground for the JW10 and other device.


When the FG cable of the JW10 is also used for grounding for other device, noise might come into the JW10 from other device.



Bad example: Don't use the FG line of the JW10 for grounding of a motor or an inverter.




Countermeasure 1: Separate grounding for each of the JW10, the motor and the inverter.




Note 1: Use a twisted wire of over 2 mm<sup>2</sup> sectional area and less than 5 m long in grounding the JW10 for the noise prevention purpose.

Countermeasure 2: When separate grounding is not available.


• If a separate grounding for the JW10 cannot be made, ground directly from the FG terminal of the JW10 to the chassis on which the JW10 is mounted.



- Note 1: Observe the following points for direct grounding of the FG cable of the JW10 to the chassis:
  - Connect the grounding cable from the FG terminal of the JW10 to the chassis in the minimum distance.
  - Where the control panel itself is grounded, do not wire between the grounding point and the FG terminal of the JW10.



Reference:Note for fitting the JW10 on the control panel door.<br/>Ground from the FG terminal of the JW10 to the door.<br/>Use a twisted wire of over 2 mm² sectional area for grounding cable of the control panel<br/>from its door (less than 50 cm.)




## [2] Countermeasure of noise from power supply line

The AC power supply input noise resistance capacity of the JW10 is 1000 Vp-p. When any noise over this limit is possible to come through the power supply line, install an insulation transformer.


#### Countermeasure 1: Install an insulation transformer

Noise has a high frequency of 100 KHz to 2 MHz, which should be blocked by a transformer.



Note 1: When using an insulation transformer, note the following points:


- An insulation transformer with static electricity shield can also prevent noise by static coupling.
- Install an insulation transformer near the power supply input of the control panel in order to block noise at the entrance of the control panel.




- · Use two twisted wires in the primary and secondary sides of the transformer.
- Choose the insulation transformer of the capacity of more than 20% higher than that of the rated load. When a transformer of the same capacity as that of the rated load is used, a primary input voltage might exceed the transformer rated capacity and become dangerous state such as emitting smoke.

Basic module	Power consumption
JW-1324K/1342K	30 VA max.
JW-1424K/1442K	55 VA max.
JW-1624K/1642K	60 VA max.

• When a large-capacity transformer with higher voltage in the secondary side is chosen, we recommend to install a intermediate voltage tap.




• With particularly large noise, several transformers can be installed, not only to the power supply input of the JW10 but also to the load.




## [3] Safeguard from lightning

Below are countermeasures in case when the factory facilities are located far from residential areas and that effects from induced lightning (induced voltage by lightning strikes) are expected. Note, however, that they are not the measures for direct strikes of lightning. In some cases, the voltage of the induced lightning may go beyond 4,000 KV. Therefore, the purpose of these countermeasures is just to minimize the damage on the device.



Countermeasure 1: Install a surge absorber on the receiver panel of commercial electric power as protection from induced lightning.

Different models should be chosen according to the facilities load and power supply voltage. For your reference, below is a wiring diagram of the outdoor type cubicle for 1.7 KVA.



Note 1: Note the following when wiring.

- The ground of the surge absorber is the special class-3 ground (less than 10 ohm ground resistance) and should be separated from the ground of the JW10. (class-3 grounding.)
- · Install the main breaker before the surge absorber.
- The followings are known surge absorbers in the market. Different types for different power supply voltages.

Commercial power voltage	Model name	Specifications	Manufacturer
100 VAC	ERZ-A20PK251	Varistor voltage: 250 V ± 10% Surge resistant volume: 5,000 A (8/20 µs) Energy resistant volume: 90 Joule	Matsushita
200 VAC	ERZ-A20PK501	Varistor voltage: 500 V ± 10% Surge resistant volume: 5,000 A (8/20 µs) Energy resistant volume: 70 Joule	Electric Co.,Ltd.

• Use the ground wire of over 3.5 mm<sup>2</sup> section area for the surge absorber.


Countermeasure 2: Underground wiring as a countermeasure of lightning.

When communication cables and input cables of the JW10 go out of a building, place them underground. Provide junction for input/output signals using relays.

1) Underground cabling


In a lightning weather condition, the atmosphere is electrically charged and a wiring in the air induces a voltage of over 24 VDC. Therefore, place the wiring under the ground.






As for the depth of cable installation, refer to local regulations.

Relay connection for the input/output signals using relays.
 The relay isolates the effects of lightning and minimizes the damage.



## [4] Wire of expansion cable


When turning ON/OFF of the magnet switch installed near the JW10 and expansion cable, high noise and high voltage may occur to give bad effects on the operation of the JW10. Therefore, for prevention of the noise occurrence, insert a noise killer, such as a varistor, at the contact point of the magnet switch. Do not place the expansion cable, through which input/output signal lines and power lines are running.



## [5] Note for external wiring to I/O port

#### (1) Wiring to input port

When extending the external line to the input port for more than 100 m, use shielding wire. Even in case of less than 100 m extension, shielding wires should be used under certain conditions. Do not forget to connect the shield of the shielding wire with the FG terminal of the JW10.




## (2) Wiring to output port

Since the output port does not have a built-in surge absorbing circuit, do not forget to install a surge killer, such as a varistor, in the output side. Operation without a surge killer might give bad effects on other modules by spark noises from the relay. As for the surge killer, see 6 • 10, "Precaution for connecting output device."


#### (3) Wiring with power line

Do not run the input signal, output signal and communication cables of the JW10 near and in parallel with the power line.

 When input and output signal cables are extended for long distance, make separate wiring for the input signal and the output signal of JW10.



• Make separate wiring for the input signal and the output signal of the JW10 from the power line. Particularly with the power line for the inverter and the servo driver, do not place signal wires inside the same duct or cable with the power line, even if the distance is short.



# Chapter 7. Memory Configuration of the JW10

## 7-1 Data memory

## [1] Kinds of data memory

Kind	Capacity	Relay number (Note 1)	Byte address (Note 1)	File address (Note 1)
Input relay	256 points (32 bytes)	00000 to 00377	⊐0000 to ⊐0037	000000 to 000037
Output relay	256 points (32 bytes)	00400 to 00777	⊐0040 to ⊐0077	000040 to 000077
Auxiliary relay (Note 2)	6656 points (832 bytes)	01000 to 15777	⊐0100 to ⊐1577	000100 to 001577
Timer/counter contact	256 points (64 bytes)	T/C000 to T/C377	_	001600 to 001677
Timer/counter current value	512 bytes	—	b0000 to b0777	002000 to 002777
Register	512 bytes	—	09000 to 09777	004000 to 004777
	512 bytes	—	19000 to 19777	005000 to 005777
	512 bytes	_	29000 to 29777	006000 to 006777
	512 bytes		39000 to 39777	007000 to 007777

Note 1: All data memory is handled with octal (except "9" on the 4th digit of the register area). However, numerical figures displayed on support tools (such as JW-13PG and JW-50PG) can be selected from octal, decimal, or hexadecimal by setting system memory (#115).

Note 2: Auxiliary relay and register include special relays and special registers.

#### Special relay

Relay number	Capacity	Contents
07320 to 07337	16 points	Relay for high-speed counter
07340 to 07347	8 points	Relay for data link, remote I/O
07350 to 07377	24 points	Operation flag, error relay etc.

#### Special register

Byte address	Capacity	Contents		
⊐0100 to ⊐0104	5 bytes			
⊐0110 to ⊐0114	5 bytes			
⊐0120 to ⊐0124	5 bytes			
⊐0130 to ⊐0134	5 bytes	Register for remote I/O		
⊐0140 to ⊐0142	3 bytes			
⊐0150 to ⊐0152	3 bytes			
⊐0160 to ⊐0162	3 bytes			
⊐0170 to ⊐0172	3 bytes			
⊐0200 to ⊐0207	8 bytes	Register for analog input module (JW-14AD)		
⊐0210 to ⊐0237	24 bytes	Reserved register (Note 3)		
⊐0240 to ⊐0243	4 bytes	Register for analog output module (JW-12DA)		
⊐0244 to ⊐0277	28 bytes	Reserved register (Note 3)		
⊐0740 to ⊐0767	24 bytes	Register for high-speed counter		
⊐1400 to ⊐1557	112 bytes	Register for data link		
⊐1570 to ⊐1577	8 bytes	Register for clock data		

Note 3: For reserved register, do not use in user program.

## [2] Relay area

## (1) Input relay (00000 to 00377)

- ON/OFF information of the input port is read into this area during input/output processing at every scan and will be retained for a period of 1 scan cycle. (Note 1)
- Used for input information (contact, source of application instruction) by the user program. Note 1: Data memory will be overwritten by the results during the scan cycle, if input relay was
  - used OUT instruction and destination of application instruction in the program.

## (2) Output relay (00400 to 00777)

- Operational result is stored into this area by the users program as OUT instruction or destination of application instruction.
- Operational result can be used for contact and source of application instruction in the program.
- ON/OFF information of the every scan cycle is transferred to the output port at the input/output processing.

## (3) Auxiliary relay (01000 to 15777 except for special relay and special register)

- Operational result is stored into this area by the user program as OUT instruction or destination of application instruction.
- Used for a temporary storage of the operational result that may not be required to send outside.
- Operational result can be used for contact and source of application instruction in the program.
- Relays from 07000 to 15777 in the auxiliary relays are latched relays. The latched relays keep their condition even after power failure.

The latched relay area can be increased and decreased by setting the system memory (#230, #231).

## (4) Timer/counter contact (T000 to T377, C000 to C377)

- When the current value of timer/counter (TMR, CNT) is "0," the timer contact and counter contact are ON.
- TMR and CNT can not use same number.

## (5) Relay area byte address (30000 to 31577)


- The JW10 is the programmable controller capable of handling four math rules and data transfer in addition to the bit based operation such as AND and OR.
- A data processing is handled in terms of byte or word. To operate relay area, these areas are accessed in terms of byte address.
- The byte address is an address in terms of byte (8 bits) that corresponds to a relay number. To clearly indicate that it is the byte address, the address is prefixed with "¬" discarding the least significant digit of a 5 digits relay number. The term "¬" represents "code."

## [Example]

	[	02017	02016	02015	02014	02013	02012	02011	02010
--	---	-------	-------	-------	-------	-------	-------	-------	-------

The byte address for the above is ⊐0201.

• Byte address is used by the application instruction to specify the relay area in terms of byte for source and destination.



## (6) Special relay (07320 to 07377)

• The following special relays are provided.

Data link or remote I/O communication flag

Data link or remote I/O communication flag

Data link communication flag

Data link communication flag

Data link communication flag

	Special	rielay for high-speed counter							
	07320	Count enable relay	[Mode1-1]	07330	Count enable relay	[Mode2]			
	07321	Preset relay	[Mode1-1]	07331	Preset relay	[Mode2]			
	07322	Preset release relay	[Mode1-1]	07332	Preset release relay	[Mode2]			
	07323	Preset status relay	[Mode1-1]	07333	Preset status relay	[Mode2]			
	07324	Count enable relay	[Mode1-2]	07334	Reserved				
	07325	Preset relay	[Mode1-2]	07335	Reserved				
	07326	Preset release relay	[Mode1-2]	07336	Reserved				
	07327	Preset status relay	[Mode1-2]	07337	Reserved				
	Special relay for data link and remote I/O								
	07340	Data link or remote I/O communication flag							
	07341	Data link or remote I/O communication flag							
	07342	Data link or remote I/O communic	ation flag						

## Special relay for high-speed counter

07343

07344

07345


07346

07347


Specia	Special relay							
07350	Reserved	07360	0.1 second clock	07370	Memory error			
07351	Reserved	07361	Reserved	07371	CPU error			
07352	Reserved	07362	Initialize pulse	07372	Battery error			
07353	Reserved	07363	Reserved	07373	I/O error			
07354	Non-carry flag	07364	1 second clock	07374	Communication error			
07355	Error flag	07365	Reserved	07375	Reserved			
07356	Carry flag	07366	Normally OFF	07376	Reserved			
07357	Zero flag	07367	Reserved	07377	Power supply error			

- These special relays (07340 to 07377) are areas written by the CPU and used as contacts or sources of application instruction in the user program.
- Do not use them for OUT instruction and destination of application instruction by the user program. Specific attention is required when using the instruction that uses data memory of more than 2 bytes.
- Do not use the reserved area with the user program.

- (1) 07320 to 07337 (relays for high-speed counter)
  - Use these relays when using the high-speed counter which is integrated inside the basic module.
  - For details, see "Chapter 12: How to Use the High-Speed Counter."
- 2 07340 to 07347 (data link and remote I/O communication flag)
  - These areas indicate communication status of each station while data link or the remote I/O is used.
  - For details, see "13-3: Data link" and "13-4: Remote I/O."
- ③ 07354 to 07357 (operation flag)
  - Set according to the kind of operation, when an application instruction is executed that may affect the flag.
  - Refer to page 9 24, "Operation flag" for details.
- ④ 07360 (0.1 second clock) and 07364 (1 second clock)
  - Used for the clock of the CNT instruction and other application instruction.




07360 (0.1 second clock)



07364 (1 second clock)


- (5) 07362 (Initialize pulse)
  - Turns ON during 1 scan cycle immediately after the run mode of the PC is started.
  - "Immediately after the run" indicates the following cases:
    - a) The module power is input with the operation mode (monitor mode or change mode)b) Changed from stop mode (program mode) to operation mode.
  - Used to initially reset (initialize) a CNT instruction or shift register.

Example:



When the module has started operation, reset input turns ON with one scan interval, and counted value of the CNT001 is cleared.

Note 1: If the initialize pulse is used as operation execution trigger instruction input when operation condition changes from ON to OFF, it must be used within the level



(6) 07366 (normally OFF contact)

operation conditions.

• Used for the contact that programmed to be normally OFF (a-contact) or normally ON (b-contact).

7 07370 to 07377 (self-diagnostic result)

- If an error was met in a course of diagnosis, the relevant relay will be set ON.
- For details, refer to, "8-3 Self diagnosis."

## (7) Special register

• The following registers are provided as special register.

### Special register for high-speed counter

_		-						
⊐0740	Current value (lower bits)	[Mode1-1]	⊐0750	Current value (lower bits)	[Mode1-2]	⊐0760	Current value (lower bits)	[Mode2]
⊐0741	Current value (upper bits)	[Mode1-1]	⊐0751	Current value (upper bits)	[Mode1-2]	⊐0761	Current value (upper bits)	[Mode2]
⊐0742	Compare value (lower bits)	[Mode1-1]	⊐0752	Compare value (lower bits)	[Mode1-2]	⊐0762	Compare value (lower bits	) [Mode2]
⊐0743	Compare value (upper bits)	[Mode1-1]	⊐0753	Compare value (upper bits	)[Mode1-2]	⊐0763	Compare value (upper bits	)[Mode2]
⊐0744	Preset value (lower bits)	[Mode1-1]	⊐0754	Preset value (lower bits)	[Mode1-2]	⊐0764	Preset value (lower bits)	[Mode2]
⊐0745	Preset value (upper bits)	[Mode1-1]	⊐0755	Preset value (upper bits)	[Mode1-2]	⊐0765	Preset value (upper bits)	[Mode2]
⊐0746	Reserved		⊐0756	Reserved		⊐0766	Reserved	
⊐0747	Reserved		⊐0757	Reserved		⊐0767	Reserved	

#### Special register for remote I/O

⊐0100 to ⊐0104	Input relay of slave station 1	⊐0140 to ⊐0142	Output relay of slave station 1
⊐0110 to ⊐0114	Input relay of slave station 2	⊐0150 to ⊐0152	Output relay of slave station 2
⊐0120 to ⊐0124	Input relay of slave station 3	⊐0160 to ⊐0162	Output relay of slave station 3
⊐0130 to ⊐0134	Input relay of slave station 4	⊐0170 to ⊐0172	Output relay of slave station 4

#### Special register for data link

⊐1400 to ⊐1407	Master station to slave station 1 transmitting	g data	⊐1500 to ⊐1507	Master station to slave station 5 transmitting data
⊐1410 to ⊐1417	Slave station 1 to master station receiving	g data	⊐1510 to ⊐1517	Slave station 5 to master station receiving data
⊐1420 to ⊐1427	Master station to slave station 2 transmitting	g data	⊐1520 to ⊐1527	Master station to slave station 6 transmitting data
⊐1430 to ⊐1437	Slave station 2 to master station receiving	g data	⊐1530 to ⊐1537	Slave station 6 to master station receiving data
⊐1440 to ⊐1447	Master station to slave station 3 transmitting	g data	⊐1540 to ⊐1547	Master station to slave station 7 transmitting data
⊐1450 to ⊐1457	Slave station 3 to master station receiving	g data	⊐1550 to ⊐1557	Slave station 7 to master station receiving data
⊐1460 to ⊐1467	Master station to slave station 4 transmitting	g data		
⊐1470 to ⊐1477	Slave station 4 to master station receiving	g data		

#### Register for special I/O

Register for clock data

⊐0200 to ⊐0207	Data for analog input		⊐1570 to ⊐1577	Clock data
⊐0240 to ⊐0243	Data for analog output	-		

- 1 J0740 to J0767 (Register for high-speed counter)
  - Current values etc. of the high-speed counter are stored.
  - For details, see "Chapter 12. How to Use the High-Speed Counter."

② ⊐0100 to ⊐0172 (Register for remote I/O)

- Input/output data area of each slave station of the remote I/O.
- For details, see "13-4 Remote I/O."
- When these registers are not used as remote I/O, they can be used as auxiliary relays.

#### ③ ⊐1400 to ⊐1557 (Register for data link)

- Transmitting/receiving data area between master station and each slave station of data link.
- For details, see "13-3 Data link."
- When these registers are not used as data link, they can be used as auxiliary relays.

## (4) ¬0200 to ¬0207 (Register for analog input), ¬0240 to ¬0243 (Register for analog output)

- The digital values for analog input module, JW-14AD, and the analog output module, JW-12DA, will be stored here.
- · For details, see "Chapter 15. Analog input/output module"

- (5) 1570 to 1577 (Data register for clock JW-1424K/1442K/1624K/1642K only)
  - JW-1424K, JW-1442K, JW-1624K, and JW-1642K have clock function. (JW-1324K/1342K do not have clock function.)
  - 8 bytes of registers from 1570 to 1577 are used for reading clock data and time setting
- The JW10 automatically recognizes 30-day months, 31-day months and leap years.
- 2) Year is represented by the lower 2 digits of the Gregorian calendar year.
  Leap years are assumed to occur every four years ('92, '96, and 00 are identified as leap years).
- Set the day of the week when adjusting the present time. It changes from 0 through 6 each time the day data is increased. Day-of-week data is not computed according to the year/month/day setting.

Register no.	Contents
⊐1570	Second: 00 to 59 (BCD)
⊐1571	Minute: 00 to 59 (BCD)
⊐1572	Hour: 00 to 23 (BCD)
⊐1573	Day: 01 to 31 (BCD)
⊐1574	Month: 00 to 12 (BCD)
⊐1575	Year: 00 to 99 (BCD)
⊐1576	Day of week: 0 to 6 (BCD)
⊐1577	Control


Day of week	SUN	MON	TUE	WED	THU	FRI	SAT
BCD value	00	01	02	03	04	05	06

- 4) The control byte is affected when register I1577 bits are set as below :
  - Bit D<sub>0</sub> is used to start/stop the clock. If it is set to ON, the clock stops.
  - Bit D<sub>3</sub> is used for 30 sec. correction. Carry depends on the present second :
    - 0 to 29 sec.: Reset to "00" sec., with no carry to the minutes digit.
    - 30 to 59 sec.: Reset to "00" sec., with a carry to the minutes digit.
  - If D<sub>3</sub> is set to "ON," the module automatically resets after completion of auxiliary function.
  - Bit D<sub>7</sub>, when setting to "ON," allows the time to be adjusted. When it is reset to "OFF," the time monitor mode is selected. Since time adjustment is done after I/O operation are completed, the sequence at right will allow the time to be adjusted without having to stop the clock (D<sub>0</sub>: ON).

If D<sub>7</sub> is set to "ON," the module automatically resets after completion of time adjustment.

- Note 1: Bits D<sub>0</sub> and D<sub>7</sub> of register ¬1577 should not be left set to "ON" continuously with an application command, otherwise the clock will not function normally.
- Note 2: Do not set illegal clock data (e. g. 30th of February), or the clock may not function normally.

].	1577	ON OFF				
Do	15770	Stop clock	Start clock			
D1	15771	Not in use				
D2	15772					
Dз	15773	30 sec.correction ——				
<b>D</b> 4	15774					
D5	15775	Not in use				
D <sub>6</sub>	15776	1				
D7	15777	Time adjust	Time monitor			



- Note 3: The clock has an accuracy of ±30 sec./month (25°C) and ±60 sec./month (0 to 55°C). The temperature refers to the clock device's ambient temperature.
- Indication time can easily be adjusted by using initial mode of the hand-held programmer JW-13PG.

## [3] Timer/counter current value storage area

- The 512 bytes area of b0000 to b0777 is the area to store current value of timer/counter (TMR,CNT).
- For the total points is 256 for the TMR and CNT, 2 bytes are used per point. See the table 1 for relationship of the TMR and CNT number vs., b\*\*\*\* area.

TMR, CNT number	Data storage area
000	b0000, b0001
001	b0002, b0003
002	b0004, b0005
003	b0006, b0007
:	:
277	b0576, b0577
300	b0600, b0601
:	:
376	b0774, b0775
377	b0776, b0777

(Table 1)

(Table 2	2)
----------	----

						1			
	7	6	5	4	3	2	1	0	
TMR 000		(×:	10º)			(×1	0-1)		n
to	8	4	2	1	8	4	2	1	
TMR 277	0	0	0	(×10²) 1	8	(×1   4	101)   2	1	n + 1
TMR 300		(×1	10 <sup>-1</sup> )			(×1	0-2)		n
to	8	4	2	1	8	4	2	1	
TMR 377	0	0	0	(×10¹) 1	8	(× 4	10º) 2	1	n + 1
CNT 000		(×	10 <sup>1</sup> )			(×1	0°)		n
	8	4`	2	1	8	4	2	1	11
to CNT 377	0	0	0	(×10³) 1	8	(×1 4	0²) 2	1	n + 1

- The TMR or CNT current value can be used for operation when b0000 to b0777 are specified by the data processing instruction such as F-00.
- The data format of b0000 to b0777 indicate "table 2."

Note 1: Numerical data is handled in BCD for b0000 to b0777.


Note 2: n and n+1 represent the order of addresses. For example, in case of TMR is 001, n = b0002, n+1 = b0003.

## [4] Register area

- 512 bytes each from 09000 to 09777, 19000 to 19777, 29000 to 29777, and 39000 to 39777 are
  registers for byte unit (8 bits) used to temporarily store operational results.
- These can be used as source and destination area using application instruction of user program.
- Data of the register area are latched at power failure.
- Area from 39000 to 39777 can be used as ROM (EPROM, EEPROM). (JW-1424K, JW-1442K, JW-1624K, and JW-1642K only).


## [5] File address

- Concerning byte address, serial numbers are allocated in each area: relay area (J0000 to J1577), timer/counter current value area (b0000 to b0777), register area (09000 to 09777, 19000 to 19777, 29000 to 29777, and 39000 to 39777). A group of these areas is referred to as "file."
- Serial numbers called file address are allocated for each file.
- Use file address to assign indirect address using packaged transfer instruction (F-70, F-70w). (See page 9 • 21.)
  - Note 1: Do not write data using indirect address for timer/counter contact point area (file address 001600 to 001677) and CPU's internal processing area (file addresses 001700 to 001777, 003000 to 003777, and 010000 or up).



## 7-2 Program memory

- The program memory is the areas in which the user program is stored. As the programmable controller begins to operate, the program is stated to read from the top address to do operation according to the program.
- In the JW10, the program memory capacity varies with the kinds of basic module .



- To represent the program memory capacity, the term "word" is used, instead of "byte." (1 K bytes expressed as 0.5 K words.)
- As 1 K represents 1024, 1.5 K words represents 1536 words.
- After program memory has been cleared, END instruction (F-40) and NOP instruction (instruction of not to operate) are written in final address and other addresses, respectively.
- Program address is expressed in octal notation. By setting system memory (#115), indication of program address on a support tool such as JW-13PG can be chosen from oct, dcml, or hex.


Basic module	Program memory capacity	Program address				
	(Number of words)	OCT	DCML	HEX		
JW-1324K/1342K	1.5 K words	0000 to 2777	0000 to 1535	0000 to 05FF		
JW-1424K/1442K	4 K words	0000 to 7777	0000 to 4095	0000 to 0555		
JW-1624K/1642K	4 K WOIDS	0000 to 7777	0000 10 4093	0000 to 0FFF		

• Instructions are available with 1-word, 2-word, 3-word and 4-word. Each word consists of 2 bytes.

	Typical instruction	Bytes required
1-word	STR, AND etc.	2
2-word	TMR, CNT etc.	4
3-word	F-00, F-01 etc.	6
4-word	F-10, F-11 etc.	8

See the "9-1 Description of instructions" concerning no. of words for each instruction.

(Example of 4-word instruction)



## 7-3 System memory

The system memory is used to set all kinds of JW10 functions and monitor error contents and the like of JW10.

## [1] Table of system memory

- The system memory has a capacity of 256 bytes which occupy an address area from #000 to #377.
- The following are memory numbers opened to the user, but the other memory numbers are reserved area, and data should not be written there.
- System memory numbers are expressed with octal. By setting system memory (#115), indication of program address on a support tool such as JW-13PG can be chosen from oct, dcml, or hex.

## (1) System memories used for monitoring each status of JW10.

System memory number	Contents			
#030, #031	Monitoring scan time minimum value	7 • 11		
#032, #033	Monitoring current value of scan time	7 • 11		
#034, #035	Monitoring scan time maximum value			
#041	System ROM version			
#043	Model code of basic module			
#052, #053	Monitor the user program's error address			
#054	Monitor the system memory's error address			
#160 to #167	Diagnostic error code			
#257	BCC check code	7 • 18		

### (2) System memories used for setting each function of JW10.

System memory number	Contents	Initial value	See page
#055	Setting run/stop in program check error	00(H)	7 • 12
#114	Select notation of address and label numbers	00(H)	7 • 13
#115	Setting numeric figure expression system for address and label numbers	00(H)	7 • 13
#136	Setting the model of support tool	00(H)	7 • 13
#201	TMR reset condition	00(H)	7 • 14
#202	CNT reset condition	00(H)	7 • 14
#203	Mode setting of the high-speed counter	00(H)	7 • 14
#206	Setting output status at PC stopped operation	00(H)	7 • 14
#210	Setting mode of analog input module (JW-14AD)	00(H)	7 • 14
#211	Setting averaging function of analog input module (JW-14AD)	00(H)	7 • 15
#212	Setting mode of analog output module (JW-12DA)	00(H)	7 • 15
#226	Setting computer link transfer specifications of the MMI port	00(H)	7 • 15
#227	Setting computer link station number of the MMI port	000(8)	7 • 15
#230,#231	Setting the latched relay area	000700(8)	7 • 16
#234	Setting communication mode of communication port	00(H)	7 • 16
#235	Setting number of slave stations connected to data link, remote I/O	<b>000</b> (D)	7 • 16
#236	Setting transfer specifications of the communication port	00(H)	7 • 17
#237	Setting station number of communication port	000(8)	7 • 17
#244	Setting enable/disable 10 ms timer interruption	00(H)	7 • 17
#255	Setting ROM operation mode	00(H)	7 • 18

Note: If a value other than the setting range is attempted to be set in the system memory, the module emits system memory error. (See the "8-3 Self-diagnosis.")

## [2] Description of system memory

#030 #031	Monitoring scan time minimum value	<ul> <li>Scan time minimum value is stored in a BCD value.</li> <li>[Example] If the BCD value monitoring was 0020, the scan time minimum value is 20 ms.</li> <li>0 0 2 0</li> <li>Monitored with #030 (Lower digit)</li> <li>Monitored with #031 (Upper digit)</li> </ul>
#032 #033	Monitoring current value of scan time	<ul> <li>Scan time current value is stored in a BCD value.</li> <li>[Example] If the BCD value monitoring was 0050, the current scan time is 50 ms.</li> <li>0 0 5 0</li> <li>Monitored with #032 (Lower digit)</li> <li>Monitored with #033 (Upper digit)</li> </ul>
#034 #035	Monitoring scan time maximum value	<ul> <li>Scan time maximum value is stored in a BCD number.</li> <li>[Example] If the BCD value monitoring was 0100, the current scan time is 100 ms.</li> <li>0 1 0 0</li> <li>Monitored with #034 (Lower digit)</li> <li>Monitored with #035 (Upper digit)</li> </ul>

• The scan time measurement starts when the power is turned ON.

- When the operation is changed from operation mode to stop mode (program mode), the latest scan time minimum and maximum values are stored. When the operation is changed from stop mode to operation mode, the existing minimum and maximum values are cleared and newly detected values are stored.
- A scan error allowance is  $\pm 1$  ms.

	System ROM	[Examp	a of system ROM is s ole] #041 0 0 0 1 0 0 1 2		imal notation. ures mean version 1.2.
#041	version	modules The JW-	ice) Setting values at that have version 1. 14AD and/or JW-12[ e version 2.0 or later	4 or later ROM c DA can only be c	,
		Model n tion.			ed in hexadecimal nota-
#043	Model code		Basic module JW-1324K/1342K	Model code 13(H)	
		-	JW-1424K/1442K	14(H)	
			JW-1624K/1642K	<b>16</b> (H)	

#052 #053	Monitor the user program's error address	<ul> <li>If there was the error code "21(H)" (parity error) or "24(H)" (instruction code check error) stored in the system memory #160 after diagnosis, you will know the address in error in the user program when the system memory is monitored.</li> <li>The error address is represented by an octal notation, which will be as shown below.</li> <li>#053 #052</li> <li>6th 5th 4th 3rd 2nd 1st digit digit digit digit digit digit digit digit digit digit</li> <li>[Example] The bit pattern below indicates an error in the user program address 1300 (octal).</li> <li>#053 #052</li> <li>0 0 0 0 0 1 0 1 0 1 1 0 0 0 0 0</li> </ul>
#054	Monitor the system memory's error address	<ul> <li>If there was the error code "23(H)" (system memory error) stored in the system memory #160 after diagnosis, you will know the address in error of system memory that user is setting when the system memory is monitored.</li> <li>The error address is represented by an octal notation, which will be as shown below.</li> <li>#054 <ul> <li>#054</li> <li>3rd 2nd 1st digit</li> <li>digit digit</li> </ul> </li> <li>[Example] <ul> <li>#054</li> <li>0</li> <li>0</li> <li>0</li> </ul> </li> <li>Set reset condition of TMR in #201. Set either of 00(H) or 01(H). If 02(H), out of the setting range, is set, 23(H) is stored in #160, and its address 201 is stored in #054.</li> </ul>
#055	Set run/stop in prorgam check error	<ul> <li>If the PC detects an error in the program check (see page 9 • 121), you must select whether to continue or to execute an error stop when the PC switches from the stop mode (program mode ) to the operation mode (monitor, change mode).</li> <li><u>Setting value</u> Contents 00(H) Stop in error 55(H) Run in error</li> <li>Initial value is 00(H). (Stop in error)</li> <li>Note : This setting can only be performed on modules that have version 1.4 or later ROM code. Modules with version 1.3 or earlier ROM code will stop the PC operation when it detects an error, regardless of this setting.</li> </ul>

		<ul> <li>Select which notation is used for expressing application instruction constant using a support tool such as JW-13PG.</li> <li>Set notation of instruction after classifying them into three.</li> </ul>					
		7654	114 3210	7	Setting value of each 2 bits		
		0 0			00	Initial value (Note)	
				A-1	01	Octal display	
	Select notation of		A are	group	10	Decimal display	
#114	application instruc-		└── A-2 gro	oup	11	Hexadecimal display	
	tion constants.		A-3 group				
						n "Description of each	
		app			n page 9 • 28		
		A-1 grou		w, F-07,	nstructions with F-07w, F-08, F- , Fc12w		
		A-2 grou	P Instructions Fc13, Fc13	having Sw, Fc14	constants in bit µ I, Fc14w, Fc18,	pattern specification Fc18w	
		A-3 grou	p frequency sp	pecificat	constants in byte ion instruction F-74w, F-144	e count specification/	
#115	Select notation of address and label numbers	system me 7 6 5 4 0 0 L Note: Initi [Example	115 3 2 1 0 Data me Program n System me al value is oct	suppor	t tool such as a second	Contents	
		Notation	Value of #115	progr	ample of am memory ddress	Example of system memory address	
		Octal	00(H), 04(H)		#115	2777	
		Decimal	08(H)		#077	1535	
		Hexadecimal	0C(H)		#04D	05FF	
				rt tool t	o be connecte		
	Setting the model	S	etting value	Car	Conte		
#136	of support tool		00(H) 02(H)	Con	Connected with otr	her than JW-2PG	
		<ul> <li>Initial value</li> </ul>		nnecte	d with other that		

#160 to #167	Diagnostic error code	<ul> <li>The error code will be stored when an error is encountered as a result of diagnosis.</li> <li>#160 to #167 function as a shift register which will be able to store 8 errors. For details, refer to "8-3 Self diagnosis."</li> <li>Error codes remain in system memory after the cause of the error is removed. To clear the error code, write "0" using support tool.</li> </ul>					
#201	TMR reset condition	<ul> <li>Used to program the state of the TMR instruction upon power recovery.</li> <li>Setting value Contents         <ul> <li>00(H) Reset at power recovery.</li> <li>01(H) Store the state at power recovery.</li> </ul> </li> <li>Initial value is 00(H). (Reset at power recovery.)</li> </ul>					
#202	CNT reset condition	<ul> <li>Used to program reset input condition for CNT instruction, each application instruction of F-60, F-60w, F-62 and F-62w.</li> <li>Setting value Contents         <ul> <li>00(H) Reset when ON</li> <li>01(H) Reset when OFF</li> </ul> </li> <li>Initial value is 00(H). (Reset when ON)</li> </ul>					
#203	Mode setting of the high-speed counter	<ul> <li>Set mode of the high-speed counter which is integrated inside of the basic module.</li> <li>Setting value Contents         <ul> <li>00(H) Not in use (00000 to 00003 are normal input)</li> <li>01(H) Mode 1 (Single-phase rising pulse input: 2 points)</li> <li>02(H) Mode 2 (90° phase difference 2-phase signal: 1 point)</li> </ul> </li> <li>Initial value is 00(H). (Not in use)</li> </ul>					
#206	Setting output status at PC stopped operation	<ul> <li>Select output statues when the PC is in stop mode or stopped operation due to detection of an error using self-diagnosis function.</li> <li>Setting value Contents         <ul> <li>00(H) Reset (all output are OFF)</li> <li>55(H) Latch</li> </ul> </li> <li>In case the module is used as a remote I/O slave station, the module sets output status when an error has occurred in its own station (remote I/O slave station).</li> <li>Initial value is 00(H). (Reset.)</li> </ul>					
#210	Setting mode of analog input module JW-14AD [JW-1424K/ 1442K/1624K/ 1642K only]	<ul> <li>Set operation mode of analog input module JW-14AD.</li> <li>Setting Operation Mode input Outrage input Current input O1(H) Mode 1 0 to 12V - 0 to 4000 (12 bits binary) 02(H) Mode 2 0 to 5V 0 to 20mA 0 to 2000 (11 bits binary) 03(H) Mode 3 1 to 5V 4 to 20mA 0 to 2000 (11 bits binary) 00(H) JW-14AD dose not work.(Cannot convert analog to digit)</li> <li>JW-14AD has 4 channels, but above setting is applied 4 channels all.</li> <li>Initial value is 00(H).(Cannot convert analog to digit.)</li> </ul>					

		• You can enable/disable the averaging function when the JW-14AD ana-
	Setting averag-	log input module is used.
	ing function of	Setting value Contents
#211	analog input	00(H) Averaging disable
#211	module	01(H) Averaging enable
	JW-14AD	<ul> <li>JW-14AD has 4 channels, but above setting applies all channels.</li> </ul>
	JW-14AD	<ul> <li>Initial value is 00(H). (Averaging disable.)</li> </ul>
	Setting mode of	Set operation mode of analog output module JW-12DA.
	analog output	Setting Operation Digital value Analog output
	module	value         mode         Voltage output         Current output           01(H)         Mode 1         0 to 4000 (12 bits binary)         0 to 10VDC         -
#212	JW-12DA	02(H) Mode 2 0 to 2000 (11 bits binary) 0 to 5VDC 0 to 20mA
	[JW-1424K/	03(H) Mode 3 0 to 2000 (11 bits binary) 1 to 5 VDC 4 to 20mA
	- 1442K/1624K/	00(H) JW-12DA dose not work.(Cannot convert digit to analog)
	1642K only]	• JW-12DA has 2 channels, but above setting is applied 2 channels all.
		<ul> <li>Initial value is 00(H). (Cannot convert digit to analog.)</li> </ul>
		• Set transfer specifications when the MMI port is used with computer link.
	Setting computer link transfer specifications of	<ul> <li>Set bit D₀ to D7 on #226.</li> </ul>
		D7 D6 D5 D4 D3 D2 D1 D0
		#226 0
		Transfer rate (300 to 38400 bit/s)
		Parity (none, odd, even)
		Stop bit (1 bit, 2 bits)
		Data length (7 bits, 8 bits)
#226		D <sub>7</sub> Data length D <sub>5</sub> Stop bit D <sub>4</sub> D <sub>3</sub> Parity D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> Transfer rate (bit/s)
	the MMI port	0 7 bits 0 1 bit 0 0 None 1 1 1 38400
		1         8 bits         1         2 bits         0         1         Odd         0         0         19200
		1         0         Even         0         0         1         9600           1         1         Disable         0         1         0         4800
		1 0 0 1200
		1 0 1 600
		<ul> <li>Initial value is 00(H).</li> <li>(10000 bits (see as it bits data bits a data bits data bench )</li> </ul>
		(19200 bits/s, no parity bit, 1 stop bit, and 7 bits data length.)
	Setting computer	• When the MMI port is used in the computer link mode, you must set
	link station	station number of this port.
#227	number of MMI	Since the connection of MMI port is performed by 1:1 basis, the station
		number of this port should be set to "001(8)".
	port	Initial value is 000(8).

#230 #231	Setting the latched relay area	<ul> <li>Used to increase/decrease latched relay area from the initial condition.</li> <li>Latched relays restore before power failure status at reinput of power from power failure.</li> <li>Set with 8 points as unit. Set numeric values by setting byte address with octal.</li> <li>Setting value is 0000 to 1577(8). Example: To assign it to the latched relay area from 02000 (I0200 to I1577)</li> <li>#231 #230</li> <li>0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0</li></ul>
#234	Setting communi- cation mode of communication port	15777       15777         • Set communication mode of communication port.         Setting value       Communication mode         00(H)       Computer link         01(H)       Data link         02(H)       Remote I/O         • Initial value is 00(H). (Computer link)         Note: When #234 = 02(H) and #237 ≠ 000(8), remote I/O slave station is selected and program operation is disabled.
#235	Setting number of slave stations connected to data link, remote I/O	<ul> <li>When the communication port is used as data link or remote I/O (#234 = 01(H) or 02(H)), and the module is data link master station or remote I/O master station, set number of connected slave stations.</li> <li>Function Setting value Data link master station 001 to 007(D) Remote I/O master station 001 to 004(D)</li> <li>Initial value is 000(D).</li> </ul>


		(1) In case of comput	er link					
		Set transfer specifications in case of using the communication port for						
		computer link ( $\#234 = 00(H)$ ).						
		• Set bit Do to D7 on a	#236.					
		D7 D6 D5 D4	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub>	Do				
		#206 0						
					a (200 ta 20400	hita (a)		
					e (300 to 38400	DIIS/S)		
					e, odd, even)			
				Stop bit (1 b	,			
					(7 bits, 8 bits)	. (1.1.()		
			p bit D₄ D		D₁ D₀ Transfer ra	· /		
			bit 0 0 bits 0 1		1 1 384 0 0 192			
			1 0		0 1 96			
	Set transfer specifi-		1 1		1 0 48			
#236	cations of the			0	1 1 24			
				1	0 0 12	00		
	communication port			1	0 1 6	00		
		<ul> <li>Initial value is 00(⊦</li> </ul>	1)	1	1 0 3	00		
						、		
		(19200 bits/s, no p	barily bil, 1	stop bit, and 7	bits data length	.)		
		(2) In case of data lir	nk and remo	ote I/O				
		<ul> <li>Set transfer rate in</li> </ul>	case of us	ing the commu	inication port for	<sup>,</sup> data link		
		or remote I/O (#23	4 = 01(H), 0	92(H))				
		Setting value Tra	nsfer rate	Total ext	ension distand	е		
		00(H) 76	800 bits/s	500	m max.			
		01(H) 38	400 bits/s	1 km	max.			
		• Initial value is 00(H	) (76800 bi	ite/e)				
			). (70000 bi	13/3/				
		<ul> <li>Set station number</li> </ul>	of the com	munication por	t.			
		Communication f	unction Ma	aster station	Slave station	1		
#237	Setting station	Computer link		—	001(8) to 077(8	3)		
#201	number of commu-	Data link		000(8)	001(8) to 007(8	3)		
	nication port	Remote I/O		000(8)	001(8) to 004(8	3)		
		Initial value is 000(	8).			_		
		Set enable/disable	10 ms time	er interruption.				
				•	ncernina timer	nterrup-		
					litering times	interrup		
#244	Set enable/disable			-				
	10 ms timer inter-	Setting value	-	Contents				
	ruption	00(H)		ruption prohibi				
		01(H)	Timer inter	ruption allowed	L L			
			·	terruption prof				
#244	nication port	Remote I/O       000(8)       001(8) to 004(8)         • Initial value is 000(8).       • Set enable/disable 10 ms timer interruption.         • See page 8 • 6 "8-2 Interruption function" concerning timer interruption.						

		• Se	tting ROM area	at ROM operation.	
			Setting value	Registerable area to ROM	
	Setting ROM		00(H)	RAM operation (not ROM operation)	
#255	operation mode		44(H)	Program memory, system memory (#200 to #377)	
	[JW-1424K/1442K/		45(H)	Program memory, system memory (#200 to #377)	
	1624K/1642K only]			Register (39000 to 39777)	
		• Init	tial value is 00(I	H). (RAM operation)	
#257	BCC check code	• The JW10 automatically computes BCC check code for the contents of system memory #200 to #256.			

# Chapter 8. Operation of the JW10

## 8-1 Operation cycle

## [1] Operation flow chart



## [2] Power ON processing

• When power is input, the JW10 executes the following processes:

## (1) Initialize data memory

• The JW10 initializes its data memory. After the initialization, the data memory is arranged as follows:

Data memory	Address	Status after initialization
Input relay	00000 to 00377	Start address of latch function can be assigned by setting system memory #230 and #231.
Output relay	00400 to 00777	Addresses before the latch function assigned address: All OFF
Auxiliary relay	01000 to15777	Addresses after the latch function assigned address: Latch ON or OFF status before power failure
Timer (TMR)	000 to 377	<ul> <li>Status at power input can be assigned by setting value of system memory #201.</li> <li>00(H): The current value is applied with setting value. TMR contact is reset.</li> <li>01(H): Status before the power failure is kept as current value. TMR contact is kept at ON or OFF status before the power failure.</li> </ul>
Counter (CNT)	000 to 377	Keeps current value as the status before the power failure. CNT contact is kept at ON or OFF status before the power failure.
Register	09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	Keeps current value as the status before the power failure.

- Note 1: When the power is input, the data memory is initialized as shown above. However, input and output relay area of the data memory change as below by input/output process of the first scan cycle.
  - Input relay used area Changes to ON or OFF in accordance with ON
    - Changes to ON or OFF in accordance with ON/OFF status of the input device (such as limit switches) connected to the input port.
  - Output relay area and input relay non-used area These areas do not change from the initialized status until entering operation of user program.

## (2) Hardware check

- The JW10 diagnoses its own hardware (such as system ROM, I/O bus, and power supply).
- · For self diagnosis function, see "8-3 Self diagnosis."

## (3) Transfer data from ROM to RAM

- If JW-1424K, JW-1442K, JW-1624K or JW-1642K is used as basic module, the JW10 can perform ROM operation.
- In case of ROM operation (set system memory #255 = 44(H) or 45 (H)) , the JW10 transfers data from ROM to RAM, and operates according to user program of the ROM.
- For ROM operation, see "Chapter 11: ROM Operation."

## [3] Scan cycle

- After JW10 has completed power ON process, and if it is in operation mode, the JW10 checks its system memory and user program (see "8-3 Self diagnosis"), and enters scan cycle.
- Scan cycle consists of a sequence from hardware check to operation process of user program (execute until a step where F-40 END instruction is written). After processing operation of user program, the JW10 again returns to hardware check. It repeats this cycle.
   If the JW10 is using high-speed counter, it processes high-speed counter before returning to hardware

If the JW10 is using high-speed counter, it processes high-speed counter before returning to hardware check.

• Time taken for this one cycle is referred to "scan time."

## (1) Hardware check

- The JW10 diagnoses its own hardware (such as memory, and I/O bus).
- For self diagnosis, see "8-3 Self diagnosis."

## (2) Reset of operation flag (07354 to 07357)

- Some application instructions affect operation flags as results of operation. Therefore, flags are cleared before operation process of user program at each scan cycle.
- For operation flag, see "operation flag" on page 9 24.

## (3) Input/output process (I/O refresh)

- The JW10 exchanges data between its input/output port and data memory. This is referred to as "I/O refresh."
- In case of the input port, ON/OFF data of input device (such as limit switches) connected to the input port are written into address of data memory corresponding to this input port.
- In case of output port, contents of address of data memory corresponding to the output port are written into the output port so that the output port changes to ON or OFF.
- Note 1: At first cycle after inputting the power, contents of the data memory initialized by "power ON process" is written into the output port. In the following cycles, operation result of the previous cycle is written in the output port.
- Note 2: Module-not-mounted area of input relay (00000 to 00377) and output relay (00400 to 00777) can be used as auxiliary relays. However, we recommend not to use these areas for future addition purpose of input/output devices.

### (4) Analog input module (JW-14AD) process

- The JW10 will exchange data between its data memory (a0200 to a0207) and the JW-14AD.
- When the averaging function is enabled (#211 =  $01_{(H)}$ ), the JW10 will also average the incoming data.
- For JW-14AD, see "15-5 How to use JW-14AD".

### (5) Analog output module (JW-12DA) process

- The JW10 will exchange data between the JW-12DA and its data memory (J0240 to J0243).
- For JW-12DA, see "15-5 How to use JW-12DA".

### (6) Remote I/O process

- When the communication port is used with the remote I/O (set system memory #234 = 02), the JW10 exchanges data between the input/output port of the remote I/O slave station and special register (J0100 to J0172) for remote I/O.
- For remote I/O, see "13-4 Remote I/O."

## (7) Interrupt process by support tool or computer link

- The JW10 exchanges data between a support tool (JW-13PG, JW-50PG etc.) connected to the MMI port and connected devices via computer link.
- When the communication port is used with computer link (set system memory #234 = 00), the JW 10 exchanges data with the connected device.

## (8) Data link process

- When the communication port is used as data link (set system memory #234 = 01), the JW10 exchanges data with communication opposite station through data link.
- For data link, see "13-3 Data link."Data link process

### (9) Operation process of user program

- The JW10 reads user program in order from its top, and executes operation in accordance with programmed contents. This operation terminates with END instruction (F-40).
- Each instruction of STR, STR NOT, AND, AND NOT, OR, OR NOT, AND STR, and OR STR stores operational result to an accumulator or stack register.
- OUT, TMR, CNT, and most of application instructions (F-xx) write operation results to the data memory.
- · For details of each instruction, see "Chapter 9: Description of Instructions."

## (10) High-speed counter process


- When the high-speed counter is used (set system memory #203 = 01 or 02), the JW10 exchanges data between special relay for high-speed counter (07320 to 07337) or special register (⊐0740 to ⊐0767) and internal high-speed counter processing hardware section.
- For high-speed counter, see "Chapter 12: How to Use the High-Speed Counter."

### (11) Watchdog timer

- Using a hardware watchdog timer, the JW10 checks if its CPU functions normally in accordance with inside processing flow.
- If the JW10 processes normally the scan cycle, its CPU resets the watchdog timer so that the watchdog timer does not time up.
- If the CPU has an error or enters limitless loop program, the CPU cannot reset the watchdog timer so it times up and stops operation.
- This watchdog timer is set to 200 ms.

#### (12) Scan time

 Interval time of operation from hardware check to END instruction (F-40) is referred to as "scan time." Scan time is roughly given by the equations below:



Note 1: If the program memory is cleared, the JW10 writes NOP instruction to all the program memories and END instruction (F-40) on the last address. If instructions are written at intermediate of the program memory, processing time of NOP instruction should be added to scan time. (JW-1324K/1342K: 1.63 μs × number of NOP instructions, JW-1424K/1442K/1624K/1642K: 0.81 μs × number of NOP instructions)


Lastly, write END instruction next to end of program address, the JW10 terminates user program at this address so that scan time can be shortened.

## Response time of whole of PC

Response time of the whole range of PC modules including response time of input port and output port of basic and expansion modules are as follows:




The below shows time from where external contact point 00000 is converted until output element (relay) of output relay 00400 changes in the above ladder program.



In case of ON to OFF, delay by response time of input port and output port also affects total time.

#### ON/OFF time of input device

In order to securely store ON/OFF status of external contact points into the data memory, scan time of longer than one is required to turn ON or OFF logic side of the input port.



ton: OFF to ON response time of input port	
toff: ON to OFF response time of input por	t

- In case of ON external contact point at ①, when logic side of the input port turns ON, input/output
  process of the corresponding input is already completed. Therefore, logic side of the input port turns
  OFF just before input/output process of "b" so that data memory is kept OFF.
- In case of ON external contact point at (3), logic side of the input port turns ON just before input/output process of "c" so that ON is written on the data memory.
- In case of OFF external contact point at ④, logic side of the input port is still ON at input/output process of "d," so that data memory is kept ON. In case of input/output processing of "e," input port again turns ON so that the data memory is kept ON.

As such, if ON/OFF time of input port logic side is shorter than one scan time, it may be taken or not be taken, sometimes.

In order to surely reflect ON/OFF status of input devices (such as limit switches), ON or OFF time of these devices should meet the following conditions.


ON time of input device > One scan time + (OFF to ON response time of input port) OFF time of input device > One scan time + (ON to OFF response time of input port)

## 8-2 Interruption function

- On the JW10, both timer interruption and high-speed counter interruption are available.
- Using the interruption function, the JW10 realizes high-speed process not restricted by scan cycle.

## [1] Timer interruption

If timer interruption is used, the JW10 shifts program execution to subroutine of LB177 label (F-140) 10 ms each, and returns the program to the address before the interruption by return instruction (F-143).





- · Interruption can be carried out not only PC operation but also during input/output process.
- · Set interruption program within 10 ms operation.
- To set timer interruption, use system memory #244.

Value of #244	Contents				
00(H)	Disable timer interruption				
01(H)	Enable timer interruption				

#### An example of timer interruption

 By combined use of timer interruption and I/O refresh instruction (F-81), high-speed response of input/output is possible.





## [2] Interruption of high-speed counter

• If count value of the high-speed counter (16 bit binary: 0 to 65535) matches with count comparison value, the JW10 executes interruption program.

		Мо	Mode 2	
		CH1	CH2	Mode 2
Count comparison	Lower digits	⊐0742	⊐0752	⊐0762
value	Upper digits	⊐0743	⊐0753	⊐0763
Interruption label		LB170	LB171	LB172

· For details, see "Chapter 12: How to Use High-Speed Counter."

#### Self diagnosis 8-3

• JW10 diagnoses its own hardware. If an error occurs, the JW10 treats as the following status. Find the cause with the table below, and treat accordingly.

ltem		Contents	PC opera- tion state	Halt out- put	LED indicater				Error code
					Power (green)	RUN (green)	ERR (red)	Special relay	(BCD) #160 to 167
Normal	Operation mode	Monitor/change mode	Run	Close (ON)	ON ●	ON ●	OFF	_	_
	Stop mode	Program mode	Stop	Open (OFF)	ON ●	Blink ©	OFF	_	_
Error	Memory error	System ROM error		Open (OFF)	ON ●	OFF O	ON ●	07370	20
		RAM error							27
		User ROM error 1							26
		User program error 1 (Instruction code check) (*1)							24
		User program error 2 (Parity check) (*1)							21
		User program error 3 (Endless program check) (*6)				Not fixed	Not fixed		25
		System memory error (*2)				OFF	ON ●		23
	CPU error	Watchdog timer error				Not fixed	Not fixed	07371	31
	I/O error	I/O bus error				OFF O	ON ●	07373	44
	Communi- cation error	Remote I/O error						07374	53
	Battery error	Battery voltage drop	Run	Close (ON)	ON ●	ON ●	ON ●	07372	22
	Power error	Power failure or voltage drop	Stop	Open (OFF)	OFF O	OFF	OFF	07377	13 (*3)

For troubleshooting using self diagnosis, see "16-2 Trouble shooting."

Note:

\*1 Program addresses where errors were detected are stored in #052 to #053.

\*2 System memory addresses where errors were detected are stored in #054.

\*3 Error code "13" is always stored when power is turned ON.(except JW10 detected WDT error or user program error 3)

\*4 JW-1324K/1342K do not have halt output.

\*5 In case of stop mode (program mode), RUN lamp blinks. In this case, ERR lamp goes OFF even an error is not recovered. (Only battery error keeps lighting.)

\*6 In case of user program error 3, the table above shows the case of reinputting the power.

# [1] Contents of self diagnosis

# (1) System ROM error

- Checks sum of system ROM.
- This is checked at power input.

# (2) RAM error

- · Checks whether reading from and writing to RAM is possible.
- This is checked at each scan cycle.

# (3) User ROM error

- Checks sum of ROM at transfer data from ROM to RAM with ROM operation.
- Verifies contents of ROM and RAM after transferring data from ROM to RAM and vice versa.

# (4) User program error 1 (instruction code check)

- Checks instruction code of user program.
- If there is grammatical error on program (such as doubled use of OUT instruction), this error also occurs. For grammatical error, check with "program check" function of a support tool such as JW-13PG. (See page 9 • 121 "Program check.")
- Note 1: If 55<sub>(H)</sub> is stored in register #055 in the system memory, the JW10 will continue operation without halting in a "user program error 1" status when it detects an error while checking the program.(The option is available in version 1.4 or later ROM code.)
- Program address of error instruction codes are stored in system memory #052 and #053.
- This is checked at changeover from stop to operation mode.

# (5) User program error 2 (parity check)

- Checks parity of program memory.
- Program address having parity errors are stored in system memory #052 and #053.
- This is checked at changeover from stop to operation mode.

# (6) User program error 3 (endless program check)

- If jump destination of jump instruction (F-141) is inadequate on user program, and operation enters limitless loop, or operation time of loop instruction (F-144/F-145) is too long, the watchdog timer is not reset so the JW10 stops operation.
- To recover from this error condition, reinput the power and enter stop mode (program mode) so that you can revise the program.

### (7) System memory error

- If setting value of system memory is out of setting range, this error occurs.
- Error occurred system memory addresses are stored in system memory #054.
- JW10 calculates BCC codes from #200 to #256, and if this is different from value of #257, this error occurs.
- This is checked at changeover from stop to operation mode.

# (8) Watchdog timer error

- If operation cycle is abnormal, the CPU does not reset and the watchdog timer times up. Then the CPU is reset.
- If the JW10 does not recover from this error after reinputting the power or loading program again, the module has hardware error and must be replaced.

### (9) I/O bus error

- Checks fault of I/O data bus.
- Also checks connection condition of an expansion module, analog input module, and analog output module.
- If a termination connector is not inserted, this error also occurs.
- This is checked at inputting the power, and each scan cycle.

### (10) Remote I/O error

- Checks communication condition with slave stations when a remove I/O is used (system memory #234 = 02).
- If the JW10 cannot communicate normally with any slave station, this error occurs.
- This is checked at every scan cycle.

### (11) Battery voltage drop

- If battery voltage for memory backup drops below 2.5 V, this error occurs.
- This is checked every scan cycle.
- Even if this error occurs, JW10 does not stop operation. Therefore, make a circuit to light a lamp or emit buzzer sound at battery error using special relay 07372.



Note 1: Battery error of remote I/O slave station can be checked by slave station battery error flag of master station. For details, see page 13 • 32.

# (12) Power failure or voltage drop of power supply

- If JW-13PG is not connected, the JW10 does not respond to instantaneous power failure of less than 20 ms, and continues operation. In case of power failure longer than this interval, the CPU stops operation, and halt output is opened. (JW-1324K/1342K do not have halt output.)
- When the power failure is recovered, the JW10 automatically restores operation.
- This is checked at inputting power and each scan cycle.

# [2] Halt output

- The halt outputs opens when the JW10 determines error by its self diagnosis function (relay output 250 VAC, 30 VDC 1A). It closes at normal operation.
- During the time that power is OFF and stop mode (program mode), this output is opened.
- If emergency stop circuit of a system is connected to halt output of JW10, the system can be stopped at PC error.

Note 1: JW-1324K/1342K do not have halt output.


Note 2: Do not use halt output of remote I/O slave station.

# [3] Special relay

- If the JW10 determines error by its self diagnosis function, it writes self diagnosis results to special relay area (07370 to 07377) of the data memory.
- When the error is recovered, the special relays for self diagnoses are also reset. However, they are kept ON at first one scan time soon after the recovery.
- Only battery error (07372) can be taken out from the output port of PC operation among the special relays. Read out other relays through a support tool such as JW-13PG or computer link.
- Power error relay (07377) turns ON only one scan interval after inputting the power.

# [4] Error code

- After self diagnosis, if JW10 determines an error has occurred, it writes error code to system memory (#160 to #167).
- #160 to #167 functions as shift register and stores eight errors. If number of errors exceeds eight, the first written error is erased.
- Error codes on the system memory are not cleared after recovery from the error. To clear the written error codes, write "00" to #160 to #167 using a support tool such as JW-13PG.
- If the same error occurs repeatedly, the JW10 does not write error code of this error.



# [5] ON/OFF status of the output port at error

- ON/OFF status of the output port when the JW10 stops operation by self diagnosis result is determined by setting of system memory #206.
- In some error contents, the output port may not be turned OFF. If you want to turn OFF some outputs when JW10 has an error, connect halt output in series. (JW-1324K/1342K do not have halt output function.)
- In case of CPU error or user program error 3, the output port turns OFF regardless of setting contents of #206.

#206	Output port
00(H)	OFF
55(H)	Latch ON/OFF status just before stop

• When the JW10 stops operation, it latches the output value of the JW-12DA analog output module just before stopping. (Holds in case of #206=00).

# Chapter 9. Description of Instructions

# 9-1 Table of instructions

# [1] Basic instruction

Instruction	Symbol	Words	Function		Executio	<b>DN time (</b> JW-1424 JW-1624	K/1442K	See page
mstruction					Executing Not executing		Executing executing	
STR		1	Starts at normally open contact and intermediate result is stored.	1.8	33	1.	02	9.9
STR NOT	<u>├</u> ─── <i>}</i>	1	Starts at normally closed contact and intermediate result is stored.	1.8	33	1.	02	10
AND		1	AND	1.8	33	1.	02	11
AND NOT		1	AND NOT	1.8	33	1.	02	11
OR		1	OR	1.8	33	1.	02	12
OR NOT	<u>}</u>	1	OR NOT	1.8	33	1.	02	12
AND STR		1	AND with the intermediate result	1.6	63	0.	81	13
OR STR		1	OR with the intermediate result	1.6	63	0.	81	14
OUT		1	Output result	6	.9	5	5.9	15
TMR	①TMR3	2	Timer (decremental) ① Start input ② TMR number (000 to 377) ③ Setting value(1 to 1999) (0.1 to 199.9 sec. (TMR000 to 277)) 0.01 to 19.99 sec.(TMR300 to 377))	130	94	127	91	16
CNT	1 CNT 2 3 4	2	Counter (decremental) ① Calculation input ② Reset input ③ CNT number (000 to 377) ④ Setting value (1 to 1999)	136	102	133	99	18

Instruc-			<b>F</b> ormation		<b>Execution time (μs)</b> JW-1324K/1342K JW-1424K/1442K			See	
tion	Symbol	Words Function		Executing Not		JW-1624K/1642K		page	
F-00	-F-00 S D	3	Transfer data register to data	35	executing 17	33	executing 13	9.28	
F-00w	F-00w S D	3	register (1 byte) Transfer data register to data register (1 word)	33	17	31	13	28	
F-01	F-01 n D	3	Transfer BCD constant (2 digits)	33	17	29	15	29	
F-01w	F-01w n D	3	Transfer BCD constant (4 digits)	31	17	29	15	29	
F-02		3	Exchange registers (1 byte)	35	17	31	13	30	
F-02w	F-02w D1 D2	3	Exchange registers (1 word)	35	17	33	13	30	
F-03	-F-03 →BIN S D	3	Convert 2 digits BCD to 8 bits binary	67	17	63	15	31	
F-03w	— F-03w →BIN S D	3	Convert 4 digits BCD to 16 bits binary	117	17	115	15	32	
F-04	-F-04 S D	3	Convert 8 bits binary to 2 digits BCD	133	17	129	15	33	
F-04w	— F-04w S D	3	Convert 16 bits binary to 6 digits BCD	329	17	311	15	33	
F-07	- F-07 n D	3	Transfer 1 byte decimal constant	31	17	29	15	34	
F-07w	F-07w DCML n D	3	Transfer 1 word decimal constant	31	17	31	15	34	
F-08	-F-08 n D	3	Transfer 1 byte octal constant	33	19	31	17	35	
F-08w	- F-08w n D	3	Transfer 1 word octal constant	49	19	47	17	35	
F-09	-F-09 S D	3	Complement 8 bits data	35	19	33	17	36	
F-09w	-F-09w S D	3	Complement 16 bits data	35	19	31	17	36	
F-10		4	Add register and register (BCD 2 digits)	105	21	101	19	37	
F-10w		4	Add register and register (BCD 4 digits)	193	21	187	19	38	
Fc10		4	Add register (BCD 2 digits) and constant (BCD 2 digits)	109	21	89	19	39	
Fc10w	- Fc10w S1 n D	4	Add register (BCD 4 digits) and constant (BCD 4 digits)	147	21	141	19	40	
F-11	-F-11 S1 S2 D	4	Subtract register from register (BCD 2 digits)	103	21	99	17	41	
F-11w		4	Subtract register from register (BCD 4 digits)	195	21	185	17	42	
Fc11	Fc11 SUB S1 n D	4	Subtract constant (BCD 2 digits) from register (2 digits)	93	21	87	17	43	
Fc11w	-Fc11w S1 n D	4	Subtract constant (BCD 4 digits) from register (4 digits)	146	21	139	17	44	
F-12		3	Compare register with register (1 byte)	47	13	45	11	45	
F-12w	-F-12w S1 S2	3	Compare register with register (1 word)	85	13	83	11	46	
Fc12	Fc12 CMP S1 n	3	Compare register with octal constant (1 byte)	47	13	45	11	47	
Fc12w	Fc12w S1 n	3	Compare register with octal constant (1 word)	63	13	61	11	48	
F-13	-F-13 S D	3	AND register with register (1 byte)	43	19	39	19	49	
F-13w	-F-13w S D	3	AND register with register (1 word)	83	19	79	19	49	
Fc13	Fc13 n D	3	AND register with octal constant (1 byte)	43	19	39	19	50	
Fc13w		3	AND register with octal constant (1 word)	63	19	59	19	50	

# [2] Application instruction (numeric order)

Instruc-	Cumhal	Warda	Function	JW-1324	Executio	JW-1424	K/1442K	See
tion	Symbol	Words	Function	Executing	Not	JW-1624 Executing	K/1642K	page
F-14	-F-14 S D	3	OR register with register (1 byte)	43	19	41	17	9.51
F-14w	-F-14w S D	3	OR register with register (1 word)	83	19	79	17	51
Fc14	-Fc14 n D	3	OR register with octal constant (1 byte)	41	19	39	17	52
Fc14w		3	OR register with octal constant (1 word)	63	19	61	17	52
F-15		4	Multiply register by register (BCD 4 digits)	465	19	459	17	53
Fc15	-Fc15 S1 n D	4	Multiply register (BCD 4 digits) by constant (BCD 3 digits)	419	19	413	17	54
F-16	-F-16 S1 S2 D	4	Divide register (BCD 4 digits) by register (BCD 2 digits)	383	19	377	17	55
Fc16	-Fc16 S1 n D	4	Divide register (BCD 4 digits) by constant (BCD 2 digits)	369	19	363	17	56
F-18	-F-18 S D	3	Exclusive OR register with register (1 byte)	39	17	35	15	57
F-18w	-F-18w XOR S D	3	Exclusive OR register with register (1 word)	41	17	37	15	57
Fc18	- Fc18 n D	3	Exclusive OR register with octal constant (1 byte)	39	17	35	15	58
Fc18w	- Fc18w n D	3	Exclusive OR register with octal constant (1 word)	41	17	37	15	58
F-30	F-30 MCS	1	Set master control	19	_	17	_	59
F-31	F-31 MCR	1	Reset master control	9	_	7	—	59
F-32		2	Set coil	29	19	25	15	62
F-33		2	Reset coil	29	19	25	15	62
F-34	-F-34 TSET n1 n2 BIT	4	Comparison with current value of clock (specified relay set)	_	_	33	25	64
F-35	-F-35 TRST n1 n2 BIT	4	Comparison with current value of clock (specified relay reset)	_	_	35	29	65
F-40	F-40 END	1	End instruction	30	_	30	_	66
F-41	F-41 JCS	1	Set jump control	19	_	17	_	67
F-42	F-42 JCR	1	Reset jump control	9	_	7	_	67
F-43	F-43	1	Complement bit (ACC contents)	6	_	4	_	69
F-44	F-44 	1	Differentiate at ON	22	19	20	17	70
F-45	F-45	1	Differentiate at OFF	23	19	21	17	71
F-47	F-47 ONLS	1	ON level set	6	_	4	_	72
F-48	-F-48 ONLR	1	ON level reset	6	_	4	_	72
F-50		3	Decode 4 to 16	33	15	29	13	73
F-51	— F-51 S D	3	Encode 16 to 4	97	15	95	13	73
F-52	-F-52 7SEG S D	3	Decode to 7 segments data	33	15	31	13	74
F-53	— F-53 S D	3	Convert 4 digits BCD to 16 bits binary	117	17	115	15	75
F-54	— F-54 S D	3	Convert 16 bits binary to 6 digits BCD	329	17	311	15	76
F-55	-F-55 SWAP S D	3	Swap upper 4 bits with lower 4 bits	31	15	29	13	77

						on time (		500
Instruc- tion	Symbol	Words	Function	JW-1324	K/1342K	JW-1424 JW-1624	K/1642K	See page
				Executing	Not executing	Executing	Not executing	
F-58	— F-58 Σ BIT n S D	4	Total of ON bits	83	29	81	13	9 <b>·</b> 77
F-60	1 2 3 5 F-60 SFR D	2	Shift register bidirectional (1 byte) ① Shift direction input ② Data input ③ Shift input ④ Reset input	114	32	113	31	78
F-60w	1 2 F-60w 3 SFR 0 D	2	Shift register bidirectional (1 word) ① Shift direction input ② Data input ③ Shift input ④ Reset input	115	32	114	32	80
F-62	1 2 3 U/DC D	2	2 digits BCD up/down counter ① Up/down counter direction input ② Counter input ③ Reset input	59	51	87	47	81
F-62w	1 2 3 	2	4 digits BCD up/down counter ① Up/down counter direction input ② Counter input ③ Reset input	75	51	125	47	82
F-63	— F-63 D	2	Add binary counter (1 byte)	55	29	53	29	83
F-63w	-F-63w D	2	Add binary counter (1 word)	57	29	55	29	83
F-64		2	Subtract binary counter (1 byte)	57	31	55	29	84
F-64w	-F-64W D	2	Subtract binary counter (1 word)	59	31	57	29	84
F-70	F-70 FILE n S D	4	Transfer n bytes block	(Note)	19	(Note)	13	85
F-70w	F-70w n S D	4	Transfer n words block	(Note)	19	(Note)	13	86
F-71	F-71 n D1 D2	4	Transfer octal constant block (1 byte)	(Note)	57	(Note)	53	87
F-71w	F-71w n D1 D2	4	Transfer octal constant block (1 word)	(Note)	57	(Note)	53	88
F-74	F-74 n S D	4	Transfer n bytes	(Note)	19	(Note)	15	89
F-74w	F-74w n S D	4	Transfer n words	(Note)	19	(Note)	15	90
F-80	-F-80 IORF D	2	I/O refresh (1 byte)	140	16	138	14	91
F-81	-F-81 n D	3	I/O refresh (1 bit)	140	16	138	14	91
F-90	— F-90 REM n	2	Remark n = 0000 to 3777	3.25	—	1.65	_	92
F-140	-F-140 LABL LBn	2	Set label LB0000 to LB0177	0	—	0	_	93
F-141	F-141 LBn	2	Jump to label	19	9	17	7	94
F-142	-F-142 CALL LBn	2	Call labeled subroutine	33	20	31	18	96
F-143	F-143 	1	Call subroutine label	38	23	37	22	96
F-144	-F-144 n FOR	2	Set Loop count	36	20	34	18	97
F-145		1	END of Loop	15	8	14	7	97
F-210		4	Add register and register in binary (8 bits $\pm$ 8 bits)	85	23	77	17	98
F-210w		4	Add register and register in binary $(16 \text{ bits} + 16 \text{ bits})$	89	23	81	17	99
Fc210	Fc210 S1 n D	4	Add register and constant in binary (8 bits $+$ 8 bits)	85	23	79	17	100
Fc210w	Fc210W S1 n D	4	Add register and constant in binary $(16 \text{ bits} + 16 \text{ bits})$	87	23	81	17	101

	Symbol				Executi	on time	(μ <b>s)</b>	-
Instruc- tion					Function	JW-1324K/1342K		<ul> <li>JW-1424K/1442K</li> <li>JW-1624K/1642K</li> </ul>
lion				Executing	Not executing	Executing	Not executing	p9-
F-211		4	Subtract register from register in binary $(8 \text{ bits} - 8 \text{ bits})$	85	21	81	19	9.102
F-211w		4	Subtract register from register in binary (16 bits — 16 bits)	87	21	83	19	103
Fc211		4	Subtract constant from register in binary (8 bits $-$ 8 bits)	83	21	79	19	104
Fc211w	Fc211w S1 n D	4	Subtract constant from register in binary $(16 \text{ bits} - 16 \text{ bits})$	85	21	81	19	105
F-212	F-212 WNDW S1 S2 S3	4	Window comparator (1 byte register)	83	19	73	15	106
F-212w	F-212w S1 S2 S3	4	Window comparator (1 word register)	85	19	75	15	107
Fc212	Fc212 WNDW S1 N1 N2	4	Window comparator (between 1 byte octal constants)	81	19	67	15	108
Fc212w		4	Window comparator (between 1 word octal constant)	83	19	69	15	108
F-215		4	Multiply register by register in binary (8 bits $\times$ 8 bits)	59	19	57	17	109
F-215w		4	Multiply register by register in binary (16 bits $\times$ 16 bits)	61	19	59	17	110
Fc215	-Fc215 S1 N D	4	Multiply register by constant in binary (8 bits $\times$ 8 bits)	57	19	55	17	111
Fc215w	-Fc215w S1 n D	4	Multiply register by constant in binary (16 bits $\times$ 16 bits)	59	19	57	17	112
F-216		4	Divide register by register in binary (8 bits $\div$ 8 bits)	59	19	57	17	113
F-216w		4	Divide register by register in binary (15 bits $\div$ 15 bits)	63	19	77	17	114
Fc216	-Fc216 S1 n D	4	Divide register by constant in binary (8 bits $\div$ 8 bits)	59	19	53	17	115
Fc216w	-Fc216w S1 n D	4	Divide register by constant in binary (15 bits $\div$ 15 bits)	75	19	59	17	116
NOP		1	Non-operation instruction	1.63	_	0.81		_

Note: Processing time of instruction F-70, F-71, and F-74 are determined by number of transfer bytes. Processing times of instruction F-70w, F-71w, and F-74w are determined by number of transfer words.

Instruction	JW-1324K/1342K	JW-1424K/1442K	Remarks
Instruction	500-1524N/1542N	JW-1624K/1642K	
F-70	46 + 6.5B	41 + 6.5B	
F-70w	47 + 11.6W	42 + 17.8W	B : No. of bytes
F-71	78 + 3.0B	62 + 3.5B	(1 to 256) W : No. of words
F-71w	86 + 2.9W	66 + 2.9W	(1 to 256)
F-74	40 + 4.9B	39 + 4.8B	Unit : μs
F-74w	49 + 5.0W	46 + 4.8W	

# [3] Application instructions (functional order)

		Туре		Instruction	See page
			1 byte	F-00	9.28
			1 word	F-00w	28
	Regi	ster to	n bytes	F-70	85
	Registe	er transfer	n words	F-70w	86
suc			n bytes (Same data)	F-74	89
rctio			n words (Same data)	F-74w	90
ารtrเ	BCD	constant	2 digits	F-01	29
Transfer instructions		nsfer	4 digits	F-01w	29
ansf		cimal	1 byte	F-07	34
Ë		nstant nsfer	1 word	F-07w	34
			1 byte	F-08	35
	Octal	constant	1 word	F-08w	35
	tra	nsfer	n bytes	F-71	87
			n words	F-71w	88
		Register	2digits + 2digits	F-10	37
	BCD	and register	4digits + 4digits	F-10w	38
	addi-	Constant	2digits + 2digits	Fc10	39
	tion	and register	4digits + 4digits	Fc10w	40
		Register	2digits - 2digits	F-11	41
	BCD sub-	and register	4digits - 4digits	F-11w	42
	trac-	Constant	2digits - 2digits	Fc11	43
	tion	and register	4digits - 4digits	Fc11w	44
	BCD mul-	Register and register	4digits×4digits	F-15	53
nstructions	tiplica-	Constant and register	4digits×3digits	Fc15	54
ucti	BCD	Register and register	4digits÷2digits	F-16	55
insti	division	Constant and register	4digits÷2digits	Fc16	56
ion		Register	8 bits + 8 bits	F-210	98
erat	Binary	and register	16 bits + 16 bits	F-210w	99
do :		Constant	8 bits + 8 bits	Fc210	100
letic		and register	16 bits + 16 bits	Fc210w	101
Arithmetic operation		Register	8 bits - 8 bits	F-211	102
Ar	Binary	and register	16 bits - 16 bits	F-211w	103
	subtrac-	Constant	8 bits - 8 bits	Fc211	104
	tion	and register	16 bits - 16 bits	Fc211w	105
		Register	8 bits $ imes$ 8 bits	F-215	109
	Binary	and register	16 bits $ imes$ 16 bits	F-215w	110
	Multipli- cation	Constant	8 bits $ imes$ 8 bits	Fc215	111
	CallOIT	and register	16 bits $ imes$ 16 bits	Fc215w	112
		Register	8 bits÷8 bits	F-216	113
	Binary	and register	15 bits÷15 bits	F-216w	114
	division	Constant	8 bits÷8 bits	Fc216	115
		and register	15 bits÷15 bits		116


		Туре		Instruction	See page
		Register	8 bits	F-13	9·49
		and register	16 bits	F-13w	49
ions	AND	Register	8 bits	Fc13	50
Logical operation instructions		with octal constant	16 bits	Fc13w	50
inst		Register	8 bits	F-14	51
tion		and register	16 bits	F-14w	51
era	OR	Register	8 bits	Fc14	52
do la		with octal constant	16 bits	Fc14w	52
gica		Register	8 bits	F-18	57
2	Exclu-	and register	16 bits	F-18w	57
	sive	Register	8 bits	Fc18	58
	OR	with octal constant	16 bits	Fc18w	58
	Come	lomont	8 bits	F-09	36
	Comp	lement	16 bits	F-09w	36
		Register and	1 byte	F-12	45
S	Com	register	1 word	F-12w	46
ction	Com- pare	Register with octal	1 byte	Fc12	47
Istru		constant	1 word	Fc12w	48
Compare instructions	Window	Register and	1 byte	F-212	106
	com-	register	1 word	F-212w	107
ŏ	parator	with octal	1 byte	Fc212	108
		constant	1 word	Fc212w	108
	0		2digits →8 bits	F-03	31
		nvert to BIN	4digits →16 bits	F-03w	32
			4digits →16 bits	F-53	75
tions	Co	nvert	8digits →2 bits	F-04	33
struc		to BCD	16digits →6 bits	F-04w	33
ŝt in			16digits →6 bits	F-54	76
Convert instructio	Dec	code from	4 to 16	F-50	73
	Enc	code from	16 to 4	F-51	73
	[	Decode 7	SEG	F-52	74
	-	Fotal of O	N bit	F-58	77
	Evolution	ngo data	1 byte	F-02	30
ange	Exchange data		1 word	F-02w	30
Exchange		igh order ts with der 4bits	1 byte	F-55	77
	C	Compleme	ent bit	F-43	69
sing Is	Di	fferentiate	e at ON	F-44	70
OCCESS	Di	ferentiate	at OFF	F-45	71
Bit processing instructions		Set co	bil	F-32	62
		Reset of	coil	F-33	62

	Туре		Instruction	See page
ns	BCD up/down	F-62	9.81	
ctio	counter	4 digits	F-62w	82
stru	Add binary	1 byte	F-63	83
er in	counter	1 word	F-63w	83
Counter instructions	Subtract binary	1 byte	F-64	84
ပိ	counter	1 word	F-64w	84
Shift instructions	Reversible shift	8 bits	F-60	78
Instru	register	16 bits	F-60w	80
	Set master	control	F-30	59
suc	Reset maste	r control	F-31	59
ational instructions	Set jump o	ontrol	F-41	67
Operational condition instruct	Reset jump	control	F-42	67
0 DD€	Set level operatir	ng condition	F-47	72
conc	Reset level operat	ing condition	F-48	72
	End		F-40	66
ရ	Labe		F-140	93
ction	Jum	0	F-141	94
struc	Call subro	outine	F-142	96
Branch instructions	Return from su	ubroutine	F-143	96
anc	Set loop	count	F-144	97
B	End of	loop	F-145	97
ck ctions	Comparison with o of clock (specified rel	k	F-34	64
Clock instructions	Comparison with c of clock (specified rela	F-35	65	
tions	Defer the UC	1 byte	F-80	91
nstruc	Refresh I/O	1 bit	F-81	91
Other instructions	Remark (instru comment iden	F-90	92	

# 9-2 Basic instruction

# [1] Execution of basic instruction

• The JW10 uses the data memory section, logical operation section, accumulator (ACC), and stack registers (S1 to S8) for operating basic instructions.





#### 1) Data memory

- The data memory is assigned by relay numbers (input relay, output relay, auxiliary relay, and timer/counter contact points), and stores ON/OFF information.
- The ON/OFF information of the data memory is read by six basic instructions: STR, STR NOT, AND, AND NOT, OR, and OR NOT, and written by OUT instruction and timer/counter instruction.

#### (An example of writing instruction words)

(An example of ladder chart)





### 2) Logical operation section

• Logical processing takes place according to the contents of the instruction.

### 3) Accumulator (ACC)

- This is a 1 bit register in which the result from the logical processing is stored.
- It changes with eight instructions: STR, STR NOT, AND, AND NOT, OR, OR NOT, AND STR, and OR STR.
- 4) Stack register (S1, S2, S3, S4, S5, S6, S7, S8)
  - This is an 8 bits register in which the intermediate result is stored during processing of the serial/parallel circuit or counter instruction, application instruction (F-60, F-60w, F-62, F62w) that has a plural number of input conditions.
  - It changes with four instructions: STR, STR NOT, AND STR and OR STR.

# [2] Description of each basic instruction

	STR		
;	Symbol		[Example for use 1]
F	unction	Use when first contact point from bus line, or first contact point of circuit block is "a" contact.	OU000 00400 STR 00000 OUT 00400
С	Operation       data is transferred to S2. Thereafter, S2 to S3, S3 to S4, S4 to S5, S5 to S6, S6 to S7, and S7 to S8, respectively. Data in S8 is deleted.         R       ACC         S1S2S3S4S5S6S7S8         ACC         S1S2S3S4S5S6S7S8		When input relay 00000 is ON, output relay 00400 turns ON. 00000 00400 [ Example for use 2 ]
Ra	ange of R	00000 to 15777 T000 to T377 C000 to C377	00000 00002 00401
	Contents of R	Latch	
	ACC	Contents of R	Block A -
_	<b>S</b> 1	Contents of ACC before operation	Bus line Block B
tior	S2	Contents of S1 before operation	STR 00000 First contact point of bus line
operation	S3	Contents of S2 before operation	OR 00001 (block A)
rop	S4	Contents of S3 before operation	STR 00002 First contact point of block B
After (	<b>S</b> 5	Contents of S4 before operation	STR 00003 First contact point of block C. AND 00004
	S6	Contents of S5 before operation	OR STR
	<b>S</b> 7	Contents of S6 before operation	AND STR
	S8	Contents of S7 before operation	OUT 00401

3	STR NO	т	
ę	Symbol		[ Example for use 1 ]   00000 00400   STB NOT 00000
F	unction	Use when first contact point from bus line, or first contact point of circuit block is "b" contact.	00000 00400 OUT 00402
OperationACC is transferred to S1 of the stack register. S1 data is transferred to S2. Thereafter, S2 to S3, S3 to S4, S4 to S5, S5 to S6, S6 to S7, and S7 to S8, respectively. Data in S8 is deleted. $R$ $\rightarrow$ $ACC$ $S_1S_2S_3S_4S_5S_6S_7S_8$ $ACC$ $S_1S_2S_3S_4S_5S_6S_7S_8$		(ON/OFF data) of relay number R, and stores it in the accumulator (ACC). ON/OFF data previously registered in the ACC is transferred to S1 of the stack register. S1 data is transferred to S2. Thereafter, S2 to S3, S3 to S4, S4 to S5, S5 to S6, S6 to S7, and S7 to S8, respectively. Data in S8 is deleted.	When input relay 00000 is OFF, output relay 00402         00000         00400         [ Example for use 2 ]         00000       00002
Ra	ange of R	00000 to 15777 T000 to T377 C000 to C377	00001 00003 00004
	Contents of R	Latch	Bus line Block B
	ACC	Value after reversed R contents.	STR NOT 00000 ········ First contact point of bus line
	S1	Contents of ACC before operation	OR 00001 (block A)
tion	S2	Contents of S1 before operation	STR NOT 00002 First contact point of block B
After operation	S3	Contents of S2 before operation	STR NOT 00003 First contact point of block C.
r op	S4	Contents of S <sub>3</sub> before operation	OR STR
Afte	S <sub>5</sub>	Contents of S4 before operation	AND STR
	S <sub>6</sub>	Contents of S5 before operation	OUT 00403
	<b>S</b> 7	Contents of S6 before operation	
	S8	Contents of S7 before operation	

	AND				
Symbol R 		R	[Example for use ]	Instruction	
F	unction	Use when serial contact point is "a" contact.		STR         00000           AND         00001           OUT         00404	
С	peration	AND operates data memory contents of relay number R (ON/OFF data) and contents of accumulator (ACC). Then, stores the result in the ACC.	When input relay 00000 and 00001 are both ON, relay 00404 turns ON.		
		AND ACC S1S2 S7S8 (Latch)	00000		
Ra	ange of R	00000 to 15777 T000 to T377 C000 to C377	00001		
Б	Contents of R	Latch	00404		
peratic	ACC	AND operated value of R contents and contents in the ACC before operation.			
After operation	S1 to S8	Latch			

# AND NOT


Symbol –		₩	[Example for use] Instruction 00000 00001 00405 STR 00000		
F	unction	Use when serial contact point is "b" contact.	00000 00001 00405		
Operation		Reverses data memory contents (ON/OFF data) of relay number R and AND operates with contents of accumulator (ACC). Then, stores the result in the ACC. $R \longrightarrow AND \longrightarrow ACC S1S2 / S7S8$	When input relay 00000 is ON and 00001 is OFF, output relay 00405 turns ON.		
		00000 to 15777	00000		
Ra	ange of R	T000 to T377			
	C000 to C377		00405		
Б	Contents of R	Latch			
operation	ACC	AND operated reversed value of R contents and contents in the ACC before operation.			
After ol	S1 to S8	Latch			

	OR		
Symbol		R	[Example for use ]
F	Function	Use when parallel contact point is "a" contact.	00000 00406 STR 00000 00001 OUT 00406
С	Operation	OR operates data memory contents of relay number R (ON/OFF data) and contents of accumulator (ACC). Then, stores the result in the ACC. $R \longrightarrow OR - ACC S_1S_2 / S_7S_8$ (Latch)	When input relay 00000 or 00001 is ON, output relay 00406 turns ON.
R	ange of R	00000 to 15777 T000 to T377 C000 to C377	00001
n	Contents of R	Latch	00406
After operation	ACC	OR operated value of R contents and contents in the ACC before operation.	
After	S1 to S8	Latch	

	OR NO	Т			
Symbol		₩	[Example for use ]		
F	Function	Use when parallel contact point is "b" contact.	00000 00407 STR 00000 OR NOT 00001		
Operation		Reverses data memory contents of relay number R (ON/OFF data), and operates OR with contents of accumulator (ACC). Then, stores the result in the ACC. $\boxed{R}  OR  ACC} \underbrace{S_1S_2}  S_7S_8}_{(Latch)}$	When input relay 00000 is ON, or 00001 is OFF, output relay 00407 turns ON.		
Ra	ange of R	00000 to 15777 T000 to T377 C000 to C377	00000		
n	Contents of R	Latch	00407		
After operation	ACC	OR operated reversed value of R contents and contents in the before operation			
After (	S1 to S8	Latch			


	AND STR						
Function         Use to serially connect between circuit blocks.			[Example for use 1]				
С	peration	AND operates stack register S1 and accumulator (ACC) contents (ON/OFF data). Then, stores data in the ACC. Previously stored ON/OFF data in S2 is transferred to S1. Data in S3 is transferred to S2. Thereafter data is shifted to S4 to S3, S5 to S4, S6 to S5, S7 to S6, S8 to S7. In S8, OFF data is stored.	0000000002004100000100003Instruction0000100003Block ABlock BBlock ABlock BConnect block A and block B in series.If input relay 00000 or 00001 is ON, and input relay00002 or 00003 is ON, output relay 00410 turns ON.				
	ACC	AND operated value of S1 contents before operation and ACC contents.					
	S1	Contents of S2 before operation	00001				
tion	S2	Contents of S3 before operation	00002				
era	S3	Contents of S4 before operation					
r op	S4	Contents of S5 before operation	00003				
After operation	<b>S</b> 5	Contents of S6 before operation					
	S <sub>6</sub>	Contents of S7 before operation	00410				
	<b>S</b> 7	Contents of S <sub>8</sub> before operation					
	S <sub>8</sub>	OFF (0)					

Note 1: The following two methods (a) and (b) are available to program the ladder chart below.




Both (a) and (b) give the same result. However, (a) uses only S1 stack, and (b) uses stacks S1 and S2. The JW10 has eight stacks so programming like (b) can only be connected at a maximum nine of blocks.


Note 2: Operation contents of both (a) and (b) below are the same.



Case (b) is one step smaller than case (a).


	OR STR							
F	unction	Use to parallel connect between circuit blocks.	[Example for use ]					
С	peration	OR operates stack register S1 and accumulator (ACC) contents (ON/OFF data). Then, stores data in the ACC. Previously stored ON/OFF data in S2 is transferred to S1. Data in S3 is transferred to S2. Thereafter data is shifted to S4 to S3, S5 to S4, S6 to S5, S7 to S6, S8 to S7. In S8, OFF data is stored.	Block A Block A Instruction STR 00000 AND 00001 STR 00002 AND 00003 OUT 00411 Block B Connect block A and block B in parallel. When both input relays 00000 and 00001, or both input relays 00002 and 00003 are ON, output relay 00411 turns ON.					
	ACC	OR operated value of S1 contents before operation and ACC contents.	00000					
	S1	Contents of S <sub>2</sub> before operation	00001					
ion	S2	Contents of S <sub>3</sub> before operation						
After operation	S <sub>3</sub>	Contents of S4 before operation	00002 L L					
r op	S4	Contents of S <sub>5</sub> before operation	00003					
Afte	S5	Contents of S <sub>6</sub> before operation						
	S6 S7	Contents of S7 before operation	00411					
	57 S8	Contents of S <sub>8</sub> before operation						
		OFF (0)	Note 2: Operation contents of both (a) and (b) below					






Both (a) and (b) give the same result. However, (a) uses only S1 stack, and (b) uses stacks S1 and S2. The JW10 has eight stacks so programming like (b) can only be connected at a maximum nine of blocks.

Note 2: Operation contents of both (a) and (b) below are the same.






Case (b) is one step smaller than case (a).


9

	OUT						
;	Symbol		[Example for use ]				
F	unction	Use for output of operation result.	00413 00413 00413				
0	peration	Write contents of the accumulator (ACC) into data memory of relay number R.					
	•		When input relay 00000 is ON, the JW10 turns ON output relay 00412, 00413, and 00414. (OUT instruction does not change ACC contents so				
Ra	ange of R	00400 to 15777 (Note 1) (Note 2)					
ion	Contents of R	Contents of ACC	that sequential use of OUT instruction is possible.)				
operation	ACC	Latch					
After ope	S1 to S8	Latch					


- Note 1: Module-not-mouted input relay area (00000 to Note 5: As the contents of the ACC do not change 00377) are also used for OUT instruction as auxiliary relay.
- after operating OUT instruction, the following ladder program is effective.
- Note 2: Be careful because some special relays and special registers cannot be used for OUT instruction. (See "Special relay" on page 7 · 3 and "special register" on page 7 · 5.)
- Note 3: OUT instruction cannot be started directly from



For relays are normally to be kept ON, use normally OFF contact (07366).




Note 4: If the same relay number OUT instruction is used twice, the connected support tool such as JW-13PG displays error at program check.



If the JW10 is changed to operation mode after inputting the program above, it detects "user program error 1" by self diagnosis function and cannot operate.

However, if a 55(H) is stored in register #055 in the system memory, the JW10 can continue the operation.(The option is available in version 1.4 or later ROM code.)

In this case, the result of the last step in the program ("b" in this example) will be sent to the output section.



TMR		
Symbol	Timer instruction     Timer contact       ①-TMR     3	[ Example for use ] 00000 1 00000 1 0000 1 00000 1 0000 1 00000 1 00000 1 00000 1 00000 1 0000 1 0
Function	When start input① is turned ON, current value is decrement by one from the setting value ③ every 0.1 second (TMR number ② = 000 to 277) or 0.01 second (TMR number ② = 300 to 377). When current value becomes 0, the timer contact turns	000         0013         STR         T000           T000         00415         STR NOT T000         OUT 00415           T000         00416         STR NOT T000         OUT 00416
Operation	Start input         Current value         TMR contact           OFF         Setting value         OFF           ON (Current value>0)         Decrement by 1 every 0.1 sec. or 0.01 sec.         OFF           ON (Current value = 0)         0         ON	contact T000 turns ON after 1.5 sec., and output relay 00415 turns ON and 00416 turns OFF. 00000
Condition	Start when stat input $①$ is ON	T000
Range of TMR number ②	000 to 277 (8) [0.1 sec. timer] (Note 1) 300 to 377 (8) [0.01 sec. timer]	00415
Range of setting         0001 to 1999 (BCD)           value (3)         (0.1 to 199.9sec. : TMR300 to TMR277)           0.01 to 19.9sec. : TMR300 to TMR377)           0.000 to 19.9sec. : TMR300 to TMR377)           0.000 to 1576, b0000 to b0376           09000 to 09776, 19000 to 19776           29000 to 29776, 39000 to 39776 (Note 4)		00416 When start input 00000 is turned OFF, TMR000 is reset.
PrecisionSetting value $^{+0}_{-0.01}$ + scan time (0.1 sec. timer)(unit : sec.)Setting value $^{+0}_{-0.01}$ + scan time (0.01 sec. timer)		
Atter operation S1 to S8	Latch (Start input ① ) Latch	

Note 1: TMR number is used commonly with CNT so that numbers used for CNT cannot be used for TMR. The same TMR number also cannot be used twice. If the same number is used, "user program error 1" occurs by self diagnosis and cannot run.

> However, if a 55(H) is stored in register #055 in the system memory, the JW10 can continue the operation.(The option is available in version 1.4 or later ROM code.) To check assigned condition of the same number, use "program check" function of a support tool such as JW-13PG.

Note 2: Assign timer contact with the same number of timer numbers. Settable for any number of "a"

Note 4: When resister number is used for setting value, the setting value can be changed by program operation. Make sure to assign even number address for register.

(Example)



#### 

Be careful not to enter other than BCD values or over 2000, as these may cause malfunction.

#### Timer's current value storage area of timer

Current value of the timer is stored in 512 bytes from b0000 to b0777 as follow.

Using this area, current value of the timer can be output to an external device, and setting value can be changed from outside.


TMR number	Data storage area
000	b0000, b0001
001	b0002, b0003
002	b0004, b0005
003	b0006, b0007
	:
376	b0774, b0755
377	b0776, b0777

Note 5: Area from b0000 to b0777 are commonly used with the counter (CNT).


									-
	7	6	5	4	3	2	1	0	
TMR000 to	8	(×1 」4	0 <sup>0</sup> ) _ 2	, 1	8	(×1 _ 4	0 <sup>-1</sup> ) _ 2	1	n
TMR277	0	0	0	(×10 <sup>2</sup> ) <b>1</b>	8	(×1 _ 4	0 <sup>1</sup> ) 2	, 1	''  n+1
TMR300 to	8	(×1 4	0 <sup>-1</sup> ) 2	, 1	8	(×1 4	0 <sup>-2</sup> ) 2	1	l''''
TMR377	0	0	0	(×10 <sup>1</sup> ) <b>1</b>	8	(×1 4	0 <sup>0</sup> ) 2	1	''   n+1

Note 6: Address b0000 to b0777 are handled numerical values with BCD.


Note 7: "n" and "n + 1" express address order. For example, in case of TMR001, n = b0002 and n + 1 = b0003. (1) An example of program to output timer current value to an external device.



(2) An example of program to input timer setting value from an external device.



If register number is assigned to setting number, the JW10 runs with the same pattern of the program example above.



С	NT				
Si	ymbol	$\begin{array}{c} \text{Counter instr}\\ \hline 1 \\ \hline 2 \\ \hline 3 \\ \end{array}$	(4) Counter	contact	[ Example for use ] 00000 00001 CNT 0003 00001 STR 00000 STR 00001
Fu	unction	value is decre setting value ( calculation inp When current counter conta- input (2) is ON calculate and	put ② is OFF, cu ment by one fron ④ at each change out ① from OFF t value reaches 0, ct turns ON. Whe , the JW10 does keeps current va and counter cont	n the e of o ON. the en reset not lue as	C001         00417         CN1         001           C001         00417         STR         C001           OUT         00420         STR NOT C001           X         OUT         00420
Ор	peration	Start input OFF (Current value>0)	Current value Setting value Decrement by 1 at each turn ON from OFF of calculation input 0	TMR contact OFF OFF ON	When the reset input 0001 is OFF and calculation input 00000 switches ON from OFF three times repeatedly, counter contact C001 turns ON and output relay 00417 turns ON and 00420 turns OFF.
Co	ondition		t ② is OFF (Note 6) nanges from OFF to 0	and calcu-	0000012345
-	ge of CNT mber ③	000 to 377 (8)			Current 3 2 1 0 0 3
S	inge of etting alue ④	0001 to 1999 (BCD) ⊐0000 to ⊐1576, b0000 to b0376 09000 to 09776, 19000 to 19776 29000 to 29776, 39000 to 39776 (Note 7) Latch (Reset input ②)			C001
ation	ACC				00420
opera	S1	Latch (Calcu	ultaion input $①$ )		
After operation	S2 to S8	Latch			

- Note 1: CNT number is used commonly with TMR so that numbers used for TMR cannot be used for CNT. The same CNT number also cannot be used twice. If the same number is used, "user program error 1" occurs by self diagnosis and cannot run. However, if a 55(H) is stored in register #055 in the system memory, the JW10 can continue the operation.(The option is available in version 1.4 or later ROM code.) To check assigned condition of the same number, use "program check" function of a support tool such as JW-13PG.
- Note 2: Assign counter contact with the same number of counter numbers. Settable for any number of "a" contact and "b" contact.
- Note 3: When the JW10 counts up, it ignores further input. To restart calculation, turn reset input ON and then OFF. Or, forcibly reset using a support tool, and then start calculation.

- Note 5: At power failure, the counter stores current value. However, if reset input turns ON at reinputting power, it resets current value. If you want to store current value, add reset input that turns OFF at inputting power.
- Note 6: Reset input also can be set as "reset by OFF" by setting reset condition (001) on system memory #202.
- Nore 7: When register number is used for setting value, the setting value can be changed by program operation. Make sure to assign even number address for register number. (Example)

000	000		
000	01	CNT 001	09000
0900	1	09	9000

Be careful not to enter other than BCD values or over 2000, as these may cause malfunction. • Counter's current value storage area of counter Current value of the counter is stored in 512 bytes from b0000 to b0777 as follow.

Using this area, current value of the counter can be output to an external device, and setting value can be changed from outside.


CNT number	Data storage area
000	b0000, b0001
001	b0002, b0003
002	b0004, b0005
003	b0006, b0007
376	b0774, b0775
377	b0776, b0777

Note 8: Area from b0000 to b0777 are commonly used with the timer (TMR).


	7	6	5	4	3	2	1	0	
CNT000	8	(×1 I 4	0 <sup>1</sup> ) I 2	ı 1	8	(×1 I 4	0 <sup>0</sup> )	11	n
to CNT377	0	0	0	(×10 <sup>3</sup> ) 1	8	(× 4	10 <sup>2</sup> ) 2	1	n+1

- Note 9: Address b0000 to b0777 are handled numerical values with BCD.
- Note 10: "n" and "n + 1" express address order. For example, in case of CNT001, n = b0002 and n + 1 = b0003.


(1) An example of program to output counter current value to an external device.



(2) An example of program to input counter setting value from an external device.



If register number is assigned to set number, the JW10 runs with the same pattern of the program example above.



# 9-3 Application Instruction


# [1] Function number

- All application instructions are expressed by function numbers.
- In addition, among transfer instruction, arithmetic operation instruction, logical operation instruction, comparison instruction etc., instructions for handling word unit or constants lower case "w" and "c" are added to each function number.

Instruction to operate between registers (byte unit)	F00, F-10, F-12, F-13 etc.
Instruction to operate between registers (word unit)	F-00w, F-10w, F-12w, F-13w etc.
Instruction to operate between register and constants	Fc10, Fc12, Fc13 etc.
(byte unit)	
Instruction to operate between register and constants	Fc10w, Fc12w, Fc13w etc.
(word unit)	

# [2] Source and destination

- Data processing instructions such as transfer instruction and arithmetic operation instruction handle data memory with byte unit or word unit.
- A register having data before operation is called source (S). A register to store operation result is referred to as destination (D).




Transfer contents of  $\exists 1010(S)$  to 09200(D).

Adds contents of  $\exists 1001(S_1)$  and  $\exists 1002(S_2)$ , and stores the result in 19100(D).

Store contents of 09000(S) and 09001(S+1) to 19000(D) and 19001 (D+1).

- Note 1: Make sure to set even number address for source and destination of word processing instruction (instruction having "w").
- Note 2: Register contents of source side do not change after operation. Use of the same register both for source and destination is available. However, in this case, source contents may change for some instruction (that is contents of destination).




Converts contents of 09110(S) (2 digits of BCD) into binary code and stores in 09110 (D).

- Note 3: Among special relay and special register area, do not assign destination to area where CPU writes (such as ⊐0734 to ⊐0737).
- Note 4: If source and destination are assigned which cross over blocks of data memory for block process instruction (F-70, F-70w, F-71, F-71w, F-74, F-74w), these instructions will be as shown in the table at right. Especially, be careful not to write data in timer/ counter contact area and CPU internal processing area.

S, D	S+1, D+1
⊐1577	Timer/counter contact area
b0777	CPU internal processing area
09777	19000
19777	29000
29777	39000
39777	CPU internal processing area


# [3] Indirect address assignment

- F-70 and F-70w can assign indirect address for their source and destination.
- If source or destination is assigned with indirect address, the assigned register itself does not execute operation. Registers of file address assigned by contents of three bytes headed by its register executes operation. (For file address, see page 7 • 8 "File address")
- To assign indirect address, put @ (at mark) at the top of register.




Transfer register contents assigned by 09000, 09001, and 09002 to 09400.

In the example above, file address 005002 is register 19002. As a result, @09000 indicates 19002.



- Note 1: For assigning indirect address, make sure to set even number address. One will be deducted if odd address number is set and changed to even address. (If @09003 is set, it is treated as @09002.)
- Note 2: Timer/counter setting area (001600 to 001677) of file address cannot be assigned as indirect address. Further, addresses 001700 to 001777, 003000 to 003777, and 010000 and after are used inside the CPU. These areas cannot be used by users. Therefore they cannot be set as indirect address.

Reference: Examples of using indirect address




9

# [4] Accumulator and stack register

Use accumulator (ACC) and stack register with basic instructions such as STR and STR NOT. (See "Operation of basic instruction" in page 9.8.) However, application instructions execute operations using these as operation conditions.


### 1) Single input instruction

- Execute only the contents of the accumulator (ACC) as operation condition.
- The contents of ACC and stack register are stored after operation.



#### 2) Multiple input instruction

- F-62 and F-62w use the accumulator (ACC) and stack register S1 and S2 as they are three input instructions.
- F-60 and F-60w use the accumulator (ACC) and stack register S1, S2 and S3 as they are four input instructions.
- After operation, contents of ACC and stack register are latched.



#### 3) Instruction without input


- Instructions F-31, F-40, F-42, F-47, F-48, F-90, F-140, F-143, and F-145 do not have input condition so that they do not use the accumulator (ACC) and stack register.
- After operation, contents of ACC and stack register are latched.

### 4) Instructions with which status of the accumulator (ACC) changes

- F-43 reverses ACC condition just before (OFF to ON, ON to OFF).
- F-44 turns ON the ACC for only one scan time just before the ACC changes from OFF to ON. The ACC turns OFF cases other than switching from OFF to ON.
- F-45 turns ON the ACC for only one scan time just before the ACC changes from ON to OFF. The ACC turns OFF cases other than switching from OFF to ON.
- · After operation, contents of ACC and stack register are latched.


# [5] Operational condition

- Operational condition of an application instruction can be a complicated serial/parallel circuit, not limited to a single contact ON/OFF condition.
- If the operational condition is same, it may be programmed in succession, as shown in Example 2).



- Note 1: In case where operational condition is the same, and some instructions vary operation results between programming continually and programming by separated circuits. See page 9 • 26, "Double-length operation."
- There are following two kinds of execution modes for application instruction to be executed when the operational condition is met.
  - Those which operation takes place only at the 1 scan cycle that the operational condition is met.
     F-00, F-10 etc.

- Those which operation takes place at each scan cycle, so long as the operational condition is met.
   F-12, F-80 etc.
- For the instruction of the group ① above, the ON/OFF state of the operational condition of the preceding scan cycle is compared with the ON/OFF state of the operational condition at the current scan cycle. If the preceding state is OFF and the current state is ON, the operation takes place as if the operational condition changed from OFF to ON.
- To execute at every scan cycle for the group of (1), use the F-47(ON level set) or F-48(ON level reset).
- In case the operation is to be executed only at an OFF to ON transition of the operational condition of the group of ②, the F-44 instruction (rise edge differential instruction) must be used.



• If the operational condition is not met, no operation takes place and the register on the destination side remains unaffected. In case of the instruction that affects the flag, the flag is cleared (See the next page for the flag.)

# [6] Operation flag

### 1) Kind of flags

 Flag is used to reflect the operational result. There are 4 kinds of flags for the JW10; non-carry, error, carry, and zero flag. These are assigned to four bits of data memory, 07354 to 07357.


Non-carry flag	07354
Error flag	07355
Carry flag	07356
Zero flag	07357

#### 2) Instruction that affects flag

Instruction such as F-03, F-12, F-63 etc. will set flag according to the result.


#### 3) Transition of flag during scan cycle

- Prior to processing of the user program at each scan cycle, flags are cleared. (Refer to page 8.1 "Operation cycle".)
- · When going into processing of a flag affecting instruction
- a. The flag is set according to the result of the instruction, if the operational condition is met for the instruction.
- b.Flag is cleared if the operational condition is not met for the instruction.
- As to the execution of no flag affecting instruction, the state of flag is not changed, whether the
  operation took place or not.




#### 4) How to retain flag

- Flag thus set according to the result may be changed or cleared after the operation of a flag affecting instruction in that scan cycle. When it goes into a next scan cycle, the flag is cleared before operation of the user program.
- In case the flag has to be retained of its current state, you must write the state of the flag into the coil (such as auxiliary relay) immediately following the respective instruction. This retains the state of the flag until the operation of the respective instruction in the next scan cycle.



Example: Program that sets 04050 ON when  $19000 \ge 19010$  or  $19001 \ge 19010$ .

- To monitor the state of flag by the support tool such as hand-held programmer JW-13PG etc. or to display it externally, it is not possible to visually check the state of the flag because the state of the flag can only be retained for a single scan cycle by simply writing the state of the flag in the coil as in example above.
- In such a case, it will be necessary to make the flag self-retained.



I/C	User program execution I/O	I/O User program execution
Data memory 00100		
09000	377 (8) 000	
Carry flag 07356		
07000		(
Data memory 00200		

The state of the carry flag (07356) after the operation of A can be self-retained until 00200 is set ON.


# [7] Double-length operation

### 1) Instructions that are capable of double-length operation

- The following 12 instructions have the double-length operation function to permit operation of more than 2 bytes (or 4 bytes for a word execution instruction).
  - ① F-10, F-10w : add register and register
  - 2 Fc10, Fc10w : add register and BCD constant
  - ③ F-11, F-11w : subtract register from register
  - ④ Fc11, Fc11w : subtract BCD constant from register
  - 5 F-12, F-12w : compare register with register
  - 6 Fc12, Fc12w : compare register with constant


### 2) Programming double-length operation

• Double-length operation is utilized to reflect a carry over or a carry down in a next digit to follow. It should be programmed from a low order digit following to the operational condition.




The carry flag in a lower digit is added to a next higher digit during the operation.

Reference: Programming in the following way would not perform the double-length operation.



Example 2) Double-length operation about 3 bytes is also possible in the same manner.



9-26

### 3) Internal processing during the double-length operation


- For operation of double-length operational instruction that appears first after the operational condition, the operation takes place without including the state of the flag before that.
- If there is double-length operational instruction encountered during execution of the common operational condition, the following operation takes place.
  - a. Execution takes place including the state of the carry flag immediately before.
  - b. For the zero flag, the state of the zero flag immediately before is ANDed with the state of the zero flag after the operation of the respective instruction. If both are 1, the zero flag is then set.

F-10, F-10w Fc10, Fc10w	The state of the carry flag immediately before is added
F-11, F-11w Fc11, Fc11w	The state of the carry flag immediately before is subtracted
F-12, F-12w Fc12, Fc12w	The state of the carry flag immediately before is subtracted


Note 1: For the F-12, F-12w, Fc12 and Fc12w instructions, operation of S1-S2 or S1-n is carried out and its result is stored in the flag.

#### 4) Cautions concerning the double-length operation


① Operation that includes the flag takes place for a different instruction, if double-length operational instruction has been programmed in a form of common operational condition.



② The double-length operation takes place even if there is no flag affecting instruction between the double-length operational instructions.



③ If there is a flag affecting instruction between the double-length operational instructions, operation takes place including the flag caused by the operation of that instruction.



④ If other than BCD code is specified for the F-10, F-10w, Fc10, Fc10w, F-11, F-11w, Fc11, or Fc11w instruction, an error flag is evoked so that double-length operation will no more be executed thereafter.

# [8] Description of each application instructions

F-00 XFER	Tran	sfer 1 byte data		
Symbol	F-00 XFER	S D	(Example for use)	Instruction STR 04004 F-00
Function		tents of the register (1 byte) are red to the register D.	04004   F-00 XFER 09000 ⊐0041	09000 ⊐0041
Operation	S→D		When the input condition 0400	-
Range of S	☐0000 tc b0000 tc 09000 tc 19000 tc 29000 tc 39000 tc	b b0777 0 09777 0 19777 0 19777 0 29777	OFF to ON, the contents of the are transferred to the register	•
Range of D	□0000 tc b0000 tc 09000 tc 19000 tc 29000 tc 39000 tc	) = 1577 ) b0777 ) 09777 ) 19777 ) 29777 ) 29777		0 1 1 1 0 1 0 1
Condition	Rising edge of input signal (OFF to ON)			
	Contents of S	Unchanged		
After operation	Contents of D	Contents of register S		
	Flag	Unchanged		

Similarity instructions: F-00w, F-70, F-70w, F-74, F-74w

# F-00w Transfer 1 word data

Symbol	F-00w XFER	S D	(Example for use)	Instruction STR 04000 F-00w	
Function		ents of the registers S, S+1 are transferred to the register D,	04000 XFER 09000 ⊐0040	09000 ⊐0040	
Operation	S, S+1-	→D, D+1	When the input condition 04000 changes from OFF to ON, the contents of the registers 09000 and 09001 (1 word) are transferred to the registers □0040 and □0041.		
Range of S	□0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	b b0776 0 09776 0 19776 0 19776 0 29776			
Range of D	□0000 tc b0000 tc 09000 tc 19000 tc 29000 tc 39000 tc	) =1576 b0776 09776 09776 19776 29776		040	
Condition	Rising e	dge of input signal (OFF to ON)	0 1 1 0 1 0 1 0 1 0 1 0 1 0	1 1 0 0	
	Contents of S, S+1	Unchanged	]		
After	Contents of D	Contents of register S			
operation	Contents of D+1	Contents of register S+1			
	Flag	Unchanged			

Note 1: Be sure to use even addresses for registers S and D. Similarity instructions: F-00, F-70, F-70w, F-74, F-74w

F-01 BCD

# Transfer BCD (2 digits) constant

Symbol	F-01 BCD	n D	(Example for use)	Instruction STR 04004	
Function	A 2 digits BCD constant "n" is transferred to the register D.		F-01 15 09100	F-01 15 09100	
Operation	n→D		When the input condition 04004 changes from OFF to ON, the BCD constant "15" is transferred to the register 09100.		
Range of "n"	00 to 99				
Range of D	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777		The following value is container 09100 after the transfer.	d in the register	
Condition	Rising edge of input signal (OFF to ON)				
After	Contents of D	n (00 to 99)			
operation	Flag	Unchanged			

Similarity instructions: F-01w

F-01w BCD	Transfer BCD (4 digits)	constant		
Symbol	-F-01w n D BCD n	(Example for use) Instruction STR 04001 F-01w		
Function	A 4 digits BCD constant "n" is transferred to the registers D, D+1.	04001         F-01w         1984         19100         1984           BCD         1984         19100         19100		
Operation	n→D, D+1	When the input condition 04001 changes from OFF to ON, the BCD constant "1984" is transferred to the registers 19100 and 19101.		
Range of "n"	0000 to 9999			
Range of D	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	The following value is contained in the registers 19100 and 19101 after the transfer.		
Condition	Rising edge of input signal (OFF to ON)			
After	Contents of D, D+1 n			
operation	Flag Unchanged			

Note 1: Be sure to use even addresses for registers D. Similarity instructions: F-01  $\,$ 

#### Exchange 1 byte data between registers F-02 XCHG (eXCHanGe)

	`	1		
Symbol	F-02 XCHG	D1 D2	(Example for use)	Instruction STR 04001 F-02
Function		tents of the register D1 are jed with the contents of the D2.	F-02 09000 09001	09000
Operation	D₁↔D₂		When the input condition 0400	
Range of D <sub>1</sub>	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777		OFF to ON, the contents of the are exchanged with the content 09001.	ts of the register
Range of D <sub>2</sub>	b0000 t 09000 t 19000 t 29000 t	o ⊐1577 o b0777 o 09777 o 19777 o 29777 o 39777	Before operation	
Condition	Rising edge of input signal (OFF to ON)		09001 1000000	0000010
	Contents of D1	Contents of register D <sub>2</sub>	]	
After operation	Contents of D <sub>2</sub>	Contents of register D <sub>1</sub>		
	Flag	Unchanged		

Similarity instrucions: F-02w

F-02w	
XCHG	

# Exchange 1 word data between registers (eXCHanGe)

Symbol	F-02w XCHG		(Example for use)	Instruction STR 04000	
Function	word) are	ents of the registers D1, D1+1 (1 exchanged with the contents of the D2, D2+1 (1 word).	F-02w 09000 19000	F-02w 09000 19000	
Operation	D, D1+1	↔D₂, D₂+1	When the input condition 04000 changes from OFF to ON, the contents of the registers 09000 and 09001 (1 word) are exchanged with the contents of the registers 19000 and 19001 (1 word)		
Range of D <sub>1</sub>	⊐0000 tc b0000 tc 09000 tc 19000 tc 29000 tc 39000 tc	b0776 09776 19776 29776			
Range of D <sub>2</sub>	⊐0000 tc b0000 tc 09000 tc 19000 tc 29000 tc 39000 tc	b0776 09776 19776 29776	09000 0 0 0 1 0 1 0 0	After operation	
Condition	Rising e	dge of input signal (OFF to ON)	19000 1 1 0 0 1 1 0 1 19001 0 1 0 1 0 0 1 1 19001 0 1 0 1 0 0 1 1	00010100	
	Contents of D1	Contents of the register D <sub>2</sub>			
	Contents of D1+1	Contents of register D <sub>2+1</sub>			
After operation	Contents of D2	Contents of the register D <sub>1</sub>			
	Contents of D <sub>2</sub> +1	Contents of register D1+1	]		
	Flag	Unchanged			

Note 1: Be sure to use even addresses for registers D1 and D2. Similarity instructions: F-02

# F-03 →BIN

# Convert 2 digits BCD to 8 bits in binary

Sym	Ibol	— F-03 →BIN S D	(Example for use) Instruction STR 04006 F-03		
Func	tion	The contents of the register S (8 bits) are assumed as BCD code, converted into binary, then the result is stored in the register D.	04006 F-03 →BIN 09300 09310 09300 09310		
Opera	ation	S→D	<ul> <li>When the input condition 04006 changes from</li> <li>OFF to ON, the contents of the register 09300 (8 bits) are assumed as BCD code, converted into binary, and its result is transferred to the register 09310. The contents of the register 09300 remain unchanged. If the contents of the register</li> <li>09300 are not BCD code, the contents of the register</li> </ul>		
Range	e of S	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777			
Range	e of D	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	09310 are unchanged, and the error flag (07355) is set to "1". • Transition of register contents and flags $09300 10000101 \longrightarrow 01010101 09310$		
Cond	lition	Rising edge of input signal (OFF to ON)	8 5 2 <sup>6</sup> +2 <sup>4</sup> +2 <sup>2</sup> +2 <sup>0</sup> =64+16+4+1=85		
	Conten of S	<sup>ts</sup> Unchanged	Zero         Carry         Error         Non-carry           07357         07356         07355         07354           0         0         0         0		
After operation	Conten of D	the register S are not BCD code.	09300 1 1 0 0 1 0 1 C (H) 5 The contents of 09310 stay the same.		
	Flag	BCD code         0         0         0         0         0           Not BCD code         0         1         0	0 0 1 0		

Similarity instructions: F-03w, F-53

# F-03w Convert 4 digits BCD to 16 bits in binary $\rightarrow$ BIN

Sym	ibol	− F-03w S D				(Example for use)		uction 04001	
Func	tion	The 2 bytes BCD contents (4 digits data) of the registers S, S+1 are converted into binary, and the result is stored in the 2 bytes area of the registers D, D+1				04001 F-03w →BIN ⊐1000 19000	STR F-03w	⊐1000 19000	
Opera	Operation S1, S+1→D, D+1				When the input condition 04001 changes from				
Range	additional and the second sec					OFF to ON, the contents of 4 digits BCD data in registers ⊐1000 and ⊐1001 are converted into binary, and its result is transferred and stored in 2 bytes area of registers 19000 and 19001.			
Range	e of D	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776				Before operation Tens Ones ⊐1000 1 0 1 1 0 15	After operation		
Cond	lition	Rising edge of input sig	gnal (O	FF to (	ON)	9 6 Thousands Hundreds	2 <sup>7</sup>	20	
	Contents S,S+1	<sup>of</sup> Unchanged							
	Contents D	<sup>s of</sup> Result (0 to 255) Unchang contents				4 0 BCD 4096		2 <sup>8</sup> Binary) =4096	
After operation	Contents D+1				+1		-		
	Flag	registers S,S+1 07357 (		Error 07355 0	Non-carry 07354				
		Not BCD code 0	0	1	0				

Note 1: If the F-53 insutruction is used for programming, the F-03w instruction displays the program during monitoring. Similarity instructions: F-03, F-53

#### F-04 →BCD

# Convert 8 bits binary to 2 digits BCD

Symbol	F-04 →BCD	S D	(Example for use)	Instruction STR 04006	
Function	assumed	tents of the register S (8 bits) are d as a binary code, converted into de, then the result is stored in the D.	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	F-04 09320 09330	
Operation	S→D		<ul> <li>When the input condition 04006 changes from OFF to ON, the contents of the register 09320 (8 bits) are assumed as a binary code, converted into BCD code, and its result is transferred to the register 09330.</li> <li>The contents of the register 09320 remain unchanged.</li> <li>If the BCD number converted should exceed"100", the digit of hundreds will be disregarded.</li> </ul>		
Range of S	⊐0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	b0777 09777 19777 29777			
Range of D	□0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	b0777 09777 19777 29777	$ \begin{array}{c} 09320 \\ 0 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0$	0 1 0 0 0 1 0 1 4 5 09330	
Condition	Rising e	dge of input signal (OFF to ON)	" 45		
After operation	Contents of S Contents of D Result				
			$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 0 0 1 1 0 0 1 1 9 0 0 0 1 1 0 0 1 0 0 0 3 0 0 0 3 3 0	
	Flag	Unchanged	219		

Similarity instructions: F-04w, F-54

# F-04w →BCD

# Convert 16 bits binary to 6 digits BCD

r	1		1			
Symbol	F-04w _→BCD	S D	(Example for use)	Instruction STR 04001		
Function	S, S+1 co	nts of 2 bytes binary in the registers nverted into 6 digits BCD,and the ored in 3 bytes of the registers D, D+1,	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	F-04w ⊐1000 19000		
Operation	S, S+1-	→D, D+1, D+2	When the input condition 04001 changes from OFF to ON, the contents of 2 bytes binary in registers ⊐1000 and ⊐1001 are converted into 6 digits BCD and stored in 3 bytes area of registers that begin from 19000.			
Range of S	⊐0000 tc b0000 tc 09000 tc 19000 tc 29000 tc 39000 tc	b0776 09776 19776 29776				
Range of D	⊐0000 tc b0000 tc 09000 tc 19000 tc 29000 tc 39000 tc	2 1575 b0775 09775 19775 29775	$ \exists 1000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 $	6 8		
Condition	Rising ed	dge of input signal (OFF to ON)	☐         ☐         Thousands         Hundreds           ☐         ☐         1001         1         0         0         0         1         1         1			
	Contents of S, S+1	Unchanged	$2^{15}$ $2^{8}$	2 7 Ten thousands		
	Contents of D	Result (ones and tens)	Binary 19002			
After operation	Contents of D+1	Result (hundreds and thousands)		0 3 6 digits BCD		
	Contents of D+2	Result (ten thousands)		032768		
	Flag	Unchanged				

Note 1: If the F-54 instruction is used for programming, the F-04w instruction displays the program during monitoring. Similarity instructions: F-04, F-54

F-07 DCML		sfer decimal (1 byte CiMaL)	e) constant			
Symbol	F-07 DCML	n D	(Example for use)	Instruction STR 04004 F-07		
Function		nal constant "n" is transferred egister D.	04004         F-07         015         09100	015 09100		
Operation	n → D		When the input condition 04004 changes from OFF to ON, the decimal constant "15" is transferred			
Range of "n"	000 to 2	255	to the register 09100.			
Range of D	□0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	b0777 09777 19777 29777	The register 09100 is in the foll representation.	owing binary code		
Condition	Rising e	dge of input signal (OFF to ON)	- 09100 0 0 0 0 1 1 1 1 2 <sup>3</sup> +2 <sup>2</sup> +2 <sup>1</sup> +2 <sup>0</sup> =15	5		
After	Contents of D	n (000 to 255)	]			
operation	Flag	Unchanged				

Similarity instructions: F-07w

## F-07w Transfer decimal (1 word) constant (DeCiMaL)

Symbol	F-07w		(Example for use)	Instruction STR 04001		
Function		nal constant "n" is transferred egisters D, D+1.	04001 F-07w 22659 19100	F-07w 22659 19100		
Operation	n→D, D	+1	When the input condition 04001 changes from OFF to ON, the decimal constant 22659 is transferred to the registers 19100 and 19101. The following binary code is stored in the registers 19100 and 19101.			
Range of "n"	00000 t	o 65535				
Range of D	⊐0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	b0776 09776 19776 29776				
Condition	Rising e	dge of input signal (OFF to ON)				
After	Contents of D,D+1 n (0000 to 65535)		2 <sup>14</sup> +2 <sup>12</sup> +2 <sup>11</sup> +2 <sup>7</sup> +2 <sup>1</sup> +2 <sup>0</sup> =22659			
operation	Flag	Unchanged				

Note 1: Be sure to use even addresses for register D. Similarity instructions: F-07w

F-08 OCT	Tran (OC	sfer octal (1 byte) c Γal)	onstant					
Symbol		n D	(Example for use)	Instruction STR 04004 F-08				
Function		Il constant "n" is transferred egister D.	F-08 OCT 015 09100	015 09100				
Operation	n → D		When the input condition 040 OFF to ON, the octal constan	•				
Range of "n"	000 to 3	377 (8)	the register 09100.					
Range of D	□0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	b0777 09777 19777 29777	The register 09100 is in the following code representation.					
Condition	Rising e	dge of input signal (OFF to ON)						
After	Contents of D	n (000 to 377)						
operation	Flag	Unchanged						
Similarity instruc Reference	tions: F-0	8w, F-71, F-71w	F-07 DCML 013 09100 =					
ReferenceDCMLOCTCotThough F-07 (transfer decimal constant) handles a decimal number and F-08 (transfer octal constant) an octal number, the contents of the register after the transfer are represented in the binary code for both instructions.In the decimal to transfer R $0 0 0 0 1 1 0 1$ $2^7 2^6 2^5 2^4 2^3 2^2 2^1 2^0$ $2^3 + 2^2 + 2^0 = 8 + 4 + 1 = 13$ $0 0 0 0 1 1 0 1$ $0 1 0 0 0 1 1 0 1$ $0 1 0 0 0 0 1 1 0 1$								

# Transfer decimal (1 word) constant (OCTal)

Symbol	F-08w OCT	n D	(Example for use)	Instruction STR 04001		
Function		ll constant "n" is transferred egisters D, D+1.	CCT 123456 19100	F-08w 123456 19100		
Operation	n→D, D	+1	When the input condition 04001 changes from OFF to ON, the decimal constant 123456 is transferred to the registers 19100 and 19101. The following code is stored in the registers 19100 and 19101.			
Range of "n"	000000	to 177777 (8)				
Range of D	□0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	b0776 09776 19776 29776				
Condition	Rising e	dge of input signal (OFF to ON)				
After	Contents of D, D+1					
operation	Flag	Unchanged				
Noto 1 · Bo su	ro to uso	aven addresses for register D				

Note 1: Be sure to use even addresses for register D. Similarity instructions: F-08, F-71, F-71w

F-08w ост

#### (INVerter) INV F-09 [Example for use] Instruction s D Symbol INV 04002 STR F-09 04002 The contents of the register S are F-09 Function 09000 09000 09003 ┥┟ complemented and stored in the register D. INV 09003 When the input condition 04002 changes from Operation $\overline{S} \rightarrow D$ OFF to ON, the 8 bits contents of the register ⊐0000 to ⊐1577 09000 are complemented and its result is stored b0000 to b0777 09000 to 09777 in the register 09003. Range of S 19000 to 19777 The contents of the register 09000 remain 29000 to 29777 unchanged. 39000 to 39777 ⊐0000 to ⊐1577 b0000 to b0777 09000 to 09777 Range of D 19000 to 19777 29000 to 29777 39000 to 39777 09000 0 1 0 1 0 0 1 1 10101100009003 Condition Rising edge of input signal (OFF to ON) Contents Unchanged of S After Contents Complement of register operation of D S contents Flag Unchanged

F	-09w	
	INV	

F-09

### Complement 16 bits data (INVerter)

**Complement 8 bits data** 

Symbol	F-09w INV	S D	(Example for use)	Instruction STR 04000		
Function	(16 bits)	tents of the registers S, S+1 are complemented and stored gisters D, D+1.	F-09w 09000 ⊐0040	F-09w 09000 ⊐0040		
Operation	S, S+1-	→D, D+1	When the input condition 04000			
Range of S	b0000 t 09000 t	o 09776 o 19776 o 29776	<ul> <li>OFF to ON, the contents of the registers 09000 and 09001 (16 bits) are complemented and its result is stored in the registers ⊐0040 and ⊐0041.</li> <li>The contents of the registers 09000 and 09001 remain unchanged.</li> </ul>			
Range of D	b0000 t 09000 t	o 09776 o 19776 o 29776	09001 090 0 1 1 0 1 0 1 0 1 0 1 0 1 0	000 1 1 0 0		
Condition	Rising e	dge of input signal (OFF to ON)				
	Contents of S, S+1	llashaaad	⊐0041 ⊐0040			
After	Contents of D	Complement of register S contents				
operation	Contents of D+1	Complement of register S+1				
	Flag	Unchanged				

Note 1: Be sure to use even addresses for registers S and D.


F-1 AD	-	Add register and register (ADD)	er (BCD 2 digits)			
Sym	npol	- F-10 S1 S2 D	(Example for use)	Instruction STR 04000		
Func	ction	The contents of the register $S_1$ are added with the contents of the register $S_2$ in BCD 2 digits and its result is stored in the register D.	04000         F-10         09000         09010         09020	F-10 09000 09010 09020		
Opera	ation	S1+S2→D	When the input condition 0400	-		
Range	of S1	⊐0000 to ⊐1577         b0000 to b0777         09000 to 09777         19000 to 19777         29000 to 29777         39000 to 39777	OFF to ON, the contents of the register 09000 are added with the contents of the register 09010 and its result is stored in the register 09020. The contents of registers 09000 and 09010 remain unchanged.			
Range	of S <sub>2</sub>	⊐0000 to ⊐1577         b0000 to b0777         09000 to 09777         19000 to 19777         29000 to 29777         39000 to 39777	Transition of result and flags Input (04000) register			
Range	e of D	⊐0000 to ⊐1577         b0000 to b0777         09000 to 09777         19000 to 19777         29000 to 29777         39000 to 39777	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	23     23     5E     5E       77     77     70     70       04     00     70     70       (23+77)     No addition (09000 not BCD).     800		
Cond	lition	Rising edge of input signal (OFF to ON)	Non-carry flag 07354 Error flag			
	Contents S1	Unchanged	07355 Carry flag 07356			
	Contents S2	<sup>of</sup> Unchanged	Zero flag 07357			
After	Contents D	•Lower 2 digits of the result. •Unchanged when the contents of registers S1 and S2 are not BCD code.		I <sup>←I</sup> 1 scan time, max. a flag affecting instruction is program.		
operation -	Flag	Result         Zero 07357         Carry 07356         Error 07356         Non-carry 07356           0         1         0         0         1           1 to 99         0         0         0         1           100         1         1         0         0         1           101 and above         0         1         0         0         0           S1 and S2 are not BCD code.         0         0         1         0         0	- - - - -			


Similarity instructions: F-10w, Fc10, Fc10w

#### Reference

In case 3 BCD digits or more have to be added, the F-10 instruction must be provided successively.

When the F-10 instruction is programmed repeatedly, the contents of the carry flag (07356) are also added after the second instruction. For the F-10 instruction that appears first in succession to the STR instruction, the contents of the carry flag (07356) are not added.





- The above example shows the case of 1523+6781=8304.
- If programmed from lower digit, the carry information will be carried on to upper digit.


#### Add register and register (BCD 4 digits) **F-10w** ADD (ADD)


						1				
Sym	lod	-F-10w ADD S1	S2	D			(Example for use)	Instru STR	ction 04000	
Func	ction	The contents of with the content BCD 4 digits an registers D, D+	ts of the i id its resu	reaisters	S2. S2+	1 in	04000 F-10w ADD 19000 19002 19004	F-10w	19000 19002 19004	
Opera	ation	(S1, S1+1) +	(S2, S2	+1) →I	D, D+1		When the input condition 04000	•		
Range	of S1	□0000 to □15 b0000 to b07 09000 to 097 19000 to 197 29000 to 297 39000 to 397	76 76 76 76 76				OFF to ON, the 4 digits BCD contents of the registers 19000 and 19001 are added with the contents of the registers 19002 and 19003 and result is stored in the registers 19004 and 19003 $\frac{19001  19000}{0.110011110001001}$			
Range	of S <sub>2</sub>	□0000 to □15 b0000 to b07 09000 to 097 19000 to 197 29000 to 297 39000 to 397	76 76 76 76 76 76							
Range	e of D	□0000 to □15 b0000 to b07 09000 to 097 19000 to 197 29000 to 297 39000 to 397	76 76 76 76 76 76				$ \begin{array}{c} + \\ 19003 \\ 0 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ - \\ 2 \\ - \\ 3 \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ -$			
Cond	lition	Rising edge c		signal (C	OFF to	ON)	19005 <b>1</b> 90 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			
	Contents of S1,S1		ed					3		
	Contents of S2,S1-		ed							
	Contents of D	Lower 2 dig of the result			anged wi					
After Contents operation of D+1		Upper 2 dig of the result		S1, S1	+1, S2 a ot BCD c	nd S2+1				
		Result	Zero 07357	Carry 07356	Error 07355	Non-carry 07354				
		0	1	0	0	1				
	Flag	1 to 9999	0	0	0	1				
		10000	1	1	0	0				
		10001 and above	-	1	0	0				
		Not BCD code	0	0	1	0				

Note 1: Be sure to use even addresses for registers S and D. Similarity instructions: F-10, Fc10, Fc10w

#### Reference

As double length operation is possible for the F-10w instruction, same as the F-10 instruction, write F-10w instruction in succession to add 5 digits or more BCD.





#### Fc10 ADD


### Add register (BCD 2 digits) and constant (BCD 2 digits) (ADD)


Sym	lod	- Fc10 S1 n D					(Example for use) Instruction STR 04001 Fc10		
Fund	ction	The contents o the 2 digits BCI stored in the re	D consta	int "n" ar			04001         Fc10         09000         85         09002         09000           ADD         09000         85         09002         090002		
Oper	ation	S1+n→D					When the input condition 04001 changes from		
Range	e of S1	□0000 to □157 b0000 to b077 09000 to 0977 19000 to 1977 29000 to 2977 39000 to 3977	7 7 7 7				<ul> <li>OFF to ON, the contents of the register 09000 are added with the BCD constant 85 and its result is stored in the register 09002.</li> <li>It operates in the same timing as the F-10 instruction</li> </ul>		
Range	of "n"								
Range	ge of D 90000 to 11577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777						$\begin{array}{c} 09000 & 0 & 0 & 1 & 0 & 0 & 1 & 1 \\ 0 & 0 & 1 & 0 & 0 & 1 & 1 \\ 1 & - & - & - & - & - & - \\ 09002 & - & - & - & - & - \\ BDC \ constant \\ 85 & 1 & 0 & 0 & 0 & 1 & 0 & 1 \\ 85 & - & - & - & - & - & - \\ \end{array}$		
Conc	dition	Rising edge o	of input	signal (	OFF to	ON)			
	Conter of S1	Unchange	ed						
After	Conter of D	•Lower 2 digits of the result •Unchanged when the contents of the register S1 are not BCD code.							
operation	Flag	Result 0 1 to 99 100 101 and above S1 is not	Zero 07357 1 0 1 0 0	Carry 07356 0 1 1 0	Error 07355 0 0 0 0 0 1	Non-carry 07354 1 1 0 0 0			

Similarity instructions: F-10, F-10w, Fc10w

#### Reference

Similar to the F-10 instruction, it is possible to add 3 digits or more of BCD value.







### Fc10w ADD

### Add register (BCD 4 digits) and constant (BCD 4 digits)

Sym	ıbol	Fc10w ADD	S1	n	D				
Function		The BCD 4 digits contents of the registers S <sub>1</sub> , S <sub>1+1</sub> are added with the 4 digits BCD constant "n" and its result is stored in the registers D, D+1.							
Opera	ation	(S1, S1+1)	+n→[	D, C	0+1				
Range	of S1	□0000 to □ b0000 to b 09000 to 0 19000 to 1 29000 to 2 39000 to 3	0776 9776 9776 9776 9776						
Range	of "n"	0000 to 99	99						
Range of D		□0000 to □ b0000 to b 09000 to 0 19000 to 1 29000 to 2 39000 to 3	0776 9776 9776 9776 9776						
Cond	lition	Rising edge of input signal (OFF to ON)							
	Contents of S1,S1+	1 Unchanged							
	Contents of D	Lower 2 of the res	uľt		content	ged whe	sters S1		
After	Contents of D+1	Upper 2 of the res			and S1- code.	-1 are no	ot BCD		
operation		Result	Ze 073	357	Carry 07356	Error 07355	Non-carry 07354		
	_	0	1		0	0	1		
	Flag	1 to 9999	1	-	0	0	1		
		10000 10000 and abo		.	1	0	0		
		Not BCD co		-	0	1	0		



When the input condition 02001 changes from OFF to ON, the 4 digits BCD contents of the registers 19500 and 19501 are added with the BCD constant 2345 and its result is stored in the registers 19600 and 19601.




19003	19002	19001	19000
10000111	01100101	01000011	00100001
	-	F	
00100011	01000101	01100111	10001001
19011	19010	19007	19006
		00010001	

Note 1: Be sure to use even addresses for registers S1 and D. Similarity instructions: F-10, F-10w, Fc10

#### Reference

As double length operation is possible for the Fc10w instruction, same as the Fc10 instruction, write Fc10w instruction in succession to add 5 digits or more of BCD.



#### F-11 SUB

### Subtract register from register (BCD 2 digits) (SUBtract)


		<u> </u>	,						
Sym	lod	-F-11 SUB S1	S2	D			(Example for use) Instruction STR 04001		
Func	ction	The contents of by the contents digits and its rea	of the re	gister Sa	2 in BCD	2	04001         F-11         09030         09040         09050         F-11         09030           SUB         09030         09040         09050         09050         09050		
Opera	ation	S1−S2→D					When the input condition 04001 changes from OFF to ON, the contents of the register 09030 are		
Range	of S1	□0000 to □155 b0000 to b077 09000 to 0977 19000 to 1977 29000 to 2977 39000 to 3977	77 77 77 77 77				subtracted by the contents of the register 09030 are and its result is stored in the register 09050. The contents of registers 09030 and 09040 remain unchanged.		
Range	of S2	J0000 to J1577           b0000 to b0777           09000 to 09777           19000 to 19777           29000 to 29777           39000 to 39777					Transition of operational result and flags Input (04001) register		
Range	e of D	□0000 to □15 b0000 to b07 09000 to 097 19000 to 197 29000 to 297 39000 to 397	77 77 77 77				$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		
Cond	lition	Rising edge o	f input s	ignal (C	OFF to (	ON)	Cross and the second se		
	Conter of S1 Conter of S2	Unchange					07355 Carry flag 07356 Zero flag 07357		
After operation	Conter of D	. Popult					<ul> <li>Valid until a flag affecting instruction is met in the program.</li> <li>If (contents of S1) &lt; (contents of S2) is calculated, the answer will be produced in the complement of 100.</li> </ul>		
	Flag	Result 0 1 to 99 Negative value S1 and S2 are not BCD code	Zero 07357 1 0 0 0	Carry 07356 0 0 1 0	Error 07355 0 0 0 0	Non-carry 07354 1 1 0 0	(Example) 23-85 = -62 will produce the answer of 38 which is the complement of 100 of 62. (Assume it to be 123-85 = 38.)		


Similarity instructions: F-11w, Fc11, Fc11w

#### Reference

In case 3 BCD digits or more have to be subtracted, the F-11 instruction must be provided successively.

When the F-11 instruction is programmed repeatedly, the contents of the carry flag (07356) is also subtracted after the second instruction. For the F-11 instruction that appears first in succession to the STR instruction, the contents of the carry flag (07356) is not subtracted.





- The above example shows the case of 9643-4958=4685.
- If programmed from low order digit, the carry information will be carried on to a higher digit.


# F-11wSubtract register from register (BCD 4 digits)SUB(SUBtract)


		•	,								
Sym	nbol	-F-11w SUB S1	S2	D			(Example for use)	Instrue STR	ction 04000		
Func	ction	The 4 digits BC and S1+1 are su registers S2, S2- registers D, D+	ubtracted +1 and it	by the	contents	of the	G4000 F-11w SUB 19000 19002 19004	F-11w	19000 19002 19004		
Opera	Operation $(S_1, S_{1+1}) - (S_2, S_{2+1}) \rightarrow D, D_{+1}$			When the input condition 04000 changes from OFF to ON, the 4 digits BCD contents of the							
Range	e of S1	□0000 to □15 b0000 to b07 09000 to 097 19000 to 197 29000 to 297 39000 to 397	76 76 76 76				registers 19000 and 19001 are contents of the registers 19002 result is stored in the registers	subtracted and 1900	l by the 3 and its		
Range	e of S <sub>2</sub>	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776									
Range	e of D	¬0000 to ¬15           b0000 to b07           09000 to 097           19000 to 197           29000 to 297           39000 to 397	76 76 76 76				$ \begin{array}{c}     19003 \\     19003 \\     100010011 \\     1-2-3-4 \end{array} $				
Cond	dition	Rising edge o	f input s	ignal (C	OFF to (	ON)					
	Contents of S1, S1-		ed					<u>-5</u>			
	Contents of S2, S2-						if (contents of S1, S1+1) < (contents	Result will be produced as a complement of 1000 $f$ (contents of S1, S1+1) < (contents of S2, S2+1)			
After	Contents of D	Lower 2 digi of the result		conter	inged wh	isters	is carried out. 〔Example〕				
operation	Contents of D+1	Upper 2 digi of the result		are no	+1, S2 ar	ode.	2578-7890 = -5312 will produce the answer of 4688				
			0	which is the complement of 10000 of 5312							

Note 1: Be sure to use even addresses for registers S1, S2 and D. Similarity instructions: F-11, Fc11, Fc11w

#### Reference

As double length operation is possible for the F-11w instruction, same as the F-11 instruction, write F-11w instruction in succession to subtract 5 digits or more of BCD.





#### Fc11 SUB

## Subtract constant (2 digits) from register (BCD 2 digits) (SUBtract)


		•	/							
Sym	Ibol	Fc11 SUB S1	n	D			(Example for use) Instruction STR 04001 Fc11			
Func	tion	The contents o by 2 digits BCI stored in the re	) constai	nt "n" and			04001 Fc11 SUB 09000 85 09002 09002			
Operation S1→n→D						When the input condition 04001 changes from				
Range	of S1	J0000 to J1577         b0000 to b0777         09000 to 09777         19000 to 19777         29000 to 29777         39000 to 39777					<ul> <li>OFF to ON, the contents of the register 09000 are subtracted by the BCD constant 85 and its result is stored in the register 09002.</li> <li>It operates in the same timing as the F-11 instruction</li> </ul>			
Range of "n" 00 to 99										
Range	e of D	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777					$\begin{array}{c} 09000 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 $			
Cond	lition	Rising edge of input signal (OFF to ON)			OFF to	ON)				
	Conter of S1	unchange	ed				If (contents of S1) $<$ n is calculated, the answer will be produced in the complement of 100.			
After	Conter of D	ts •Result •Unchange register S	ed when 1 are no	the cor t BCD o	ntents o code.	f the	[Example] 23-85 = -62 will produce the answer of 38 which is the complement of 100 of 62.			
operation		Result	Zero 07357	Carry 07356	Error 07355	Non-carry 07354	(Assume it to be 123-85=38.)			
	Flag	0 1 to 99	1 0	0	0	1				
		Negative value	0	1	0	0				
		S1 is not BCD code	0	0	1	0				

Similarity instructions: F-11, F-11w, Fc11w

Reference

Similar to the F-11 instruction, it is possible to subtract 3 digits or more of BCD value.

					Instruction			
					STR	00200		
	=c11 SUB	09000	34	09050	Fc11	09000 34		
					Fc11	09050		
F	=c11 SUB	09001	12	09051		09001 12 09051		



#### Subtract constant (4 digits) from register (BCD 4 digits) Fc11w (SUBtract) SUB


Sym	lod	-Fc11w SUB S1 n	D		(Example for use)	Instruc STR	tion 02001		
Fund	ction	The 4 digits BCD conter S1+1 are subtracted by "n" and its result is store D+1.	4 digits BCD const	Fc11w 1950 2345 19600 Fc11w 19500 19600 19600					
Opera	ation	(S1, S1+1) −n→D,	D+1		When the input condition 02001	0			
Range	of S1	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776			OFF to ON, the 4 digits BCD contents of the registers 19500 and 19501 are subtracted by the BCD constant 2345 and its result is stored in the registers 19600 and 19601.				
Range of "n" 0000 to 9999									
Range	e of D	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776 Rising edge of input signal (OFF to ON)			$\begin{array}{c} - & - & - & - \\ BDC constant 2345 \\ \hline 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 \\ - 2 3 - 4 - 5 - \\ 19601 + 19600 \end{array}$				
Cond	lition								
	Contents of S1,S1- Contents	Lower 2 digits	Unchanged when	the					
After	of D Contents of D+1	of the result Upper 2 digits of the result	contents of regist and S1+1 are not code.	ers S1	will be produced in the complement of 10000.				
operation	Flag	Result         Zero 07357           0         1           1 to 9999         0           Negative value         0           Not BCD code         0		lon-carry 07354 1 1 0 0	[Example] 4568—7890 = —3322 will prod 6678 which the complement of (Assume it to be 14568—7890=	10000 of 33			

Note 1: Be sure to use even addresses for registers S1  $_{\pm}$  D. Similarity instructions: F-11, F-11w, Fc11

#### Reference

As double length operation is possible for the Fc11w instruction, same as the Fc11 instruction, write Fc11w instruction in succession to subtract 9 digits or more of BCD.

					Instruction			
					STR	00001		
00001	Fc11w SUB	19000	8888	09006	Fc11w	19000 8888 19006		
	Fc11w SUB	19002	7777	09010	Fc11w	19002 7777 19010		



F-1 CM		Compare register with re (CoMPare)	egister (1 byte)			
Sym	Ibol		(Example for use) Instruction			
Func	tion	The contents of the register S1 are compared with the contents of the register S2.	04003 CMP         F-12 CMP         09000         09010	F-12 09000 09010		
Operation S1< = >S2→Flag			When the input condition 04003 is ON, the contents of the register 09000 are compared with the contents of the			
Range of S1		□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	<ul> <li>register 09010 and its results are set in the non-carry flag (07354), carry flag (07356), and the zero flag (07357).</li> <li>registers 09000 and 09010 remain unchanged after this operation.</li> <li>Transition of register contents and flags</li> </ul>			
Range	of S <sub>2</sub>	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	Input 04003 Register 09000			
Cond	lition	When the input signal is ON (not limited to OFF to ON change)	Register 09010         11         11         23         23         58         58           Non-carry flag 07354         07354         07356         07356         07356         0700000000000000000000000000000000000			
	Conten of S1	<sup>is</sup> Unchanged				
After	Content of S2	Unchanged				
operation	Flag	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	07357 ⊢1 scan time  + So long as the input condi done at every scan and th			

Similarity instructions: F-12w Fc12, Fc12w

#### Reference

instruction in conjunction with the input condition.

04003 F-44	F-12 CMP	09000	09010	Instr	uction
	CMP	09000	09010	STR	04003
				F-44 F-12	09000 09010

Reference

In case comparison is to be done only at an OFF to ON transition of the input condition, use the differentiate that comparison should start from a lower order digit, as in addition (F-10) and subtraction (F-11). If the F-12 were programmed in succession, the contents of the carry flag (07356) are also compared after the second F-12 instruction. For the F-12 instruction that first follows the STR instruction, the contents of the carry flag (07356) are exemption from comparison.

				Instruction		
04003	 F-12	09000	09010	STR F-12	04003	
11	CMP	F-12 CMP		1-12	09000 09010	
	F-12 CMP	09001	09011	F-12	09001 09011	

When programmed from a lower digit, the carry-down information is forwarded to an upper digit.


# F-12w Compare register with register (1 word) (CoMPare)

lod	-F-12w CMP S1 S2	(Example for use) Instruction STR 04004			
ction	The word contents of the registers S1, S1+1 are compared with the word contents of the registers S2, S2+1.	$\begin{bmatrix} 04004 \\ F-12w \\ CMP \end{bmatrix} \xrightarrow{F-12w} 09000 \\ 09002 \\ \hline \\ When the input condition 04004 is ON, the word contents$			
ation	S1, S1+1< = >S2, S2+1→Flag	of the registers 09000 and 09001 are compared with the			
e of S₁	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	word contents of the registers 09002 and 09003 and its results are set in the non-carry flag (07354), carry flag (07356), and the zero flag (07357). Registers 09000 to 09003 remain unchanged.			
of S2	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	Input (04004)			
lition	When the input signal is ON state (not limited to OFF to ON change)	(09003)         123         123         )         124         124         )         125         125           Non-carry flag			
S1, S1+1	Unchanged	Carry flag (07356)			
		Zero flag (07357)			
	Contents of register         Zero 07357         Carry 07356         Error 07356         Non-carry 07355           S1, S1+1>S2, S2+1         0         0         0         1           S1, S1+1=S2, S2+1         1         0         0         1				
	tion ation of S1 of S2 lition Contents S1, S1+1 Contents S2, S2+1	IDOICMPS1S2ctionThe word contents of the registers S1, S1+1 are compared with the word contents of the registers S2, S2+1.ationS1, S1+1< = >S2, S2+1→Flagof S1J0000 to J1576 b0000 to b0776 19000 to 19776 29000 to 29776 39000 to 39776of S2J0000 to J1576 b0000 to b0776 19000 to J1576 b0000 to b0776 19000 to 39776of S2When the input signal is ON state (not limited to OFF to ON change)Contents of S2, S2+1UnchangedContents of S2, S2+1Contents of registerCarry 07357FlagContents of S1, S1+1>S2, S2+1Carry 07354			

Note 1: Be sure to use even addresses for registers S1 + S2. Similarity instructions: F-12, Fc12, Fc12w

#### Reference


If the F-12w instruction were used in succession, 3 bytes or more data comparison may be done.




Fc12 CMP

### Compare register with constant (1 byte) (CoMPare)

		<b>\</b>		- /					
Sym	ibol	Fc12 CMP	S1	n					
Func	tion		The contents of the register S1 are compared with an octal constant "n".						
Opera	ation	S1<=>	S1<=>n→Flag						
Range	of S1	⊐0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	b077 0977 1977 2977	77 77 77 77					
Range	of "n"	000 to 377(8)							
Cond	lition	When the input signal is ON (not limited to OFF to ON change)							
	Conten of S1	<sup>its</sup> Uncha	ngeo	ł					
After operation		Contents register	s of	Zero 07357	Carry 07356	Error 07355	Non-carry 07354		
	Flag	S1>n		0	0	0	1		
	J	S1=n		1	0	0	1		
		S₁ <n< td=""><td>T</td><td>0</td><td>1</td><td>0</td><td>0</td></n<>	T	0	1	0	0		



When the input condition 04001 is ON, the contents of the register 09000 are compared with the octal constant 075 and its results are set in the non-carry flag (07354), carry flag (07356), and zero flag (07357). The contents of the register 09000 remain unchanged after this operation.




Zero	Carry	Error	Non-carry
07357	07356	07355	07354
0	0	0	1

Similarity instructions: F-12, F-12w, Fc12w

#### Reference

Use an octal number in writing program with the Fc12 instruction. Octal number can express any bit pattern and it does not require annoying weight calculation. To compare with a BCD constant, convert it to an octal notation




### **F**c12w CMP (CoMPare) Compare register with constant (1 word)

Sym	bol	-Fc12w CMP S1	n				(Ex	
Fund	tion	The word contents of the registers S1 and S1+1 are compared with an octal constant "n".						
Opera	ation	S1, S1+1<=>n→Flag						
Range	of S1	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776						
Range	of "n"	000000 to 177777(8)						
Cond	ition	When the input signal is ON (not limited to OFF to ON change)						
	Contents of S1, S1	+1 Unchanged	ł					
After		Contents of Register	Zero 07357	Carry 07356	Error 07355	Non-carry 07354		
operation	Flag	S1, S1+1>n	0	0	0	1		
		$S_{1}, S_{1+1} = n$	1	0	0	1		
		$S_{1}, S_{1+1} < n$	0	1	0	0		

(ample for use) Instruction 02000 STR F-12w 00 Fc12w 09000 012345 09000 012345 CMP en the input condition 02000 is ON, the word contents e registers 09000 and 09001 are compared with the constant 012345 and its results are set in the carry flag (07354), carry flag (07356), and zero flag 57). The contents of the registers 09000, 09001 ain unchanged. Operation takes place in the same ng as F-12w. 09001 09000 0000100101110111 Compare Octal constant 012345 0001010011100101 1 1 2 1 3 1 4∕\_5-0 Zero Carry Error Non-carry 07357 07356 07355 07354 0 1 0 0

### Reference

If the Fc12w instruction is used in succession, 4 bytes or more data comparison may be done.



Note 1: Be sure to use even addresses for register S1. Similarity instructions: F-12, F-12w, Fc12

### AND register with register (1 byte) F-13 | AND re AND | (AND)

	(/	-)				
Symbol	F-13 AND	S D	(Example for use)	Instruction STR 04002		
Function	ANDed wi	nts of the register S (8 bits) are th the contents of the register D d its result is stored in the register D.	F-13 09000 09002	F-13 09000 09002		
Operation	S∩D→I	C	When the input condition 04002 cl			
Range of S	⊐0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	b 0777 09777 019777 019777 029777	OFF to ON, the 8 bits contents of the register 09000 are ANDed with the 8 bits contents of the register 09002 and its result is stored in the register 09002. The contents of the register 09000 remain unchang Before operation After operation			
Range of D	□0000 to 00000 to 00000 to 10000 to 20000 to 30000 to	) =1577 ) b0777 ) 09777 ) 19777 ) 29777	09000 0 1 0 1 0 0 1 1 09002 1 0 1 1 1 0 0 1	-ditto- 		
Condition	Rising ed	lge of input signal (OFF to ON)		0 0 0 1 0 0 0 1 09002		
	Contents of S	Unchanged	AND truth table Symbol	A B C		
After operation	Contents of D	Result		0 0 0 1 0 0 0 1 0		
	Flag	Unchanged				

Similarity instructions: F-13w, Fc13, Fc13w

F-13w AND	AND register with regist (AND)	er (1 word)		
Symbol	-F-13w S D	(Example for use) Instruction STR 04000 F-13w		
Function	The 16 bits contents of the registers S, S+1 are ANDed with the 16 bits contents of the registers D, D+1 and its result is stored in the registers D, D+1.	04000 F-13w AND 09000 09002 09000 09002		
Operation	S, S+1∩D, D+1→D, D+1	When the input condition 04000 changes from OFF to ON, the 16 bits contents of the registers 09000 and 09001 are ANDed with the 16 bits contents of the registers 09002 and 09003 and its result is stored in the registers 09002 and 09003. The contents of the registers 09000 and 09001		
Range of S	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776			
Range of D	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	remain unchaged.		
Condition	Rising edge of input signal (OFF to ON)	Before operation 09003 09002		
	Contents of S, S+1 Unchanged			
After operation	Contents of D, D+1 Result	09003 09002		
	Flag Unchanged	After operation 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 -		

Note 1: Be sure to use even addresses for registers S and D. Similarity instructions: F-13, Fc13, Fc13w

### Fc13<br/>ANDAND register with constant (1 byte)(AND)

Symbol	Fc13 AND	n D	(Example for use) Instruction STR 040 Ec13	01		
Function	contents	constant "n" is ANDed with the of the register D and its result is the register D.		23 02		
Operation	n∩D→[	)	When the input condition 04001 changes from OFF to ON, the octal constant 123 is ANDed with the			
Range of "n"	000 to 3	77(8)	contents of the register 09002 and its result is stored in the register 09002.			
Range of D	⊐0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	b 0777 09777 0 19777 0 19777 0 29777	Octal constant 0 1 0 1 0 0 1 1	9002		
Condition	Rising ed	dge of input signal (OFF to ON)	(123) AND truth table Symbol A B C			
After	Contents of D	Result				
operation	Flag	Unchanged	B - 0 1 0 1 1 1 1			

Similarity instructions: F-13, F-13w, Fc13w

Fc13w AND	AND register with const (AND)	ant (1 word)			
Symbol	-Fc13w n D AND	(Example for use)	Instruction STR 04001		
Function	An octal constant "n" is ANDed with the 16 bits contents of the registers D and D+1 and its result is stored in the registers D and D+1.	04001 Fc13w AND 026562 ⊐0040	Fc13w 026562 ⊐0040		
Operation	n∩D, D+1→D, D+1	When the input condition 04001 changes from OFF to ON, the octal constant 026562 is ANDed with the16 bits contents of the registers ⊐0040 and ⊐0041 and its result is stored in the registers			
Range of "n"	000000 to177777(8)				
Range of D	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	□ 0040 and □ 0041. Octal constant 0265	0 0 1 0		
Condition	Rising edge of input signal (OFF to ON)	Before operation 1 0 0 1 1 0 0 0 1 1 0 0			
After	Contents of D, D+1 Result				
operation	Flag Unchanged	After operation 0 0 0 0 1 0 0 0 1 0 0	0 0 0 0		

Note 1: Be sure to use even addresses for registers D. Similarity instructions: F-13, F-13w, Fc13

F-14 OR	OR register with registe (OR)	r (1 byte)			
Symbol	-F-14 S D	(Example for use) Instruction STR 04002 F-14			
Function	The contents of the register S (8 bits) are ORed with the contents of the register D (8 bits) and its result is stored in the register D.	09000 09002 09002			
Operation	S∪D→D	When the input condition 04002 changes from OFF to ON, the 8 bits contents of the register 09000			
Range of S	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	are ORed with the 8 bits contents of the register 09002 09002 and its result is stored in the register 09002. The contents of the register 09000 remain unchanged. Before operation After operation			
Range of D	☐0000 to ☐1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	09000 0 1 0 1 0 0 1 1 OPO00 0 1 0 1 0 0 1 1 OPO00 0 1 0 1 0 0 1 1 OPO00 0 1 0 1 1 1 0 0 1 OPO00 0 1 0 1 1 1 0 0 1 OPO00 0 1 0 1 0 0 1 1 OPO00 0 1 0 1 0 1 0 0 1 1 OPO00 0 1 0 1 0 1 0 0 1 0 OPO00 0 1 0 1 1 1 0 0 1 OPO00 0 1 0 1 1 1 0 0 1 OPO00 0 1 0 1 1 1 0 0 1 OPO00 0 1 0 1 1 1 0 0 1 OPO00 0 0 0 0 0 0 0 0 OPO00 0 0 0 0 0 0 0 OPO00 0 0 0 0 0 0 OPO00 0 0 0 0 0 0 OPO00 0 0 0 0 0 OPO00 0 0 0 0 0 0 OPO00 0 0 0 0 0 OPO00 0 0 0 0 OPO00 0 0 OPO00 0 0 OPO00 0 0 OPO00 0 0 OPO00 0 0 OPO00			
Condition	Rising edge of input signal (OFF to ON)				
•	Contents of S Unchanged	OR truth table           Symbol         A         B         C           0         0         0         0         0			
After operation	Contents of D Result	$ \begin{array}{c c} A \\ B \end{array} \end{array} - C \qquad \begin{array}{c c} 0 & 0 \\ \hline 1 & 0 & 1 \\ \hline 0 & 1 & 1 \end{array} $			
	Flag Unchanged				

Similarity instructions: F-14w, Fc14, Fc14w

F-14w OR	OR register with registe (OR)	r (1 word)		
Symbol	-F-14w S D	(Example for use) Instruction STR 04000		
Function	The 16 bits contents of the registers S, S+1 are ORed with the 16 bits contents of the registers D, D+1 and its result is stored in the registers D, D+1.	Image: Product of the second		
Operation	S, S+1∪D, D+1→D, D+1	When the input condition 04000 changes from OFF to ON, the 16 bits contents of the registers		
Range of S	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	09000 and 09001 are ORed with the 16 bits contents of the registers 09002 and 09003 and its result is stored in the registers 09002 and 09003. The contents of the registers 09000 and 09001		
Range of D	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	remain unchaged.		
Condition	Rising edge of input signal (OFF to ON)	09003 09002		
	Contents of S, S+1 Unchanged			
After operation	Contents of D, D+1 Result	After operation		
	Flag Unchanged	After operation		

Note 1: Be sure to use even addresses for registers S and D. Similarity instructions: F-14, Fc14, Fc14w

### Fc14<br/>OROR register with constant (1 byte)<br/>(OR)

Symbol	Fc14 OR	n D	(Example for use) Instruction STR 04001 Fc14			
Function	contents	constant "n" is ORed with the of the register D and its result is the register D.	04001 Fc14 OR 123 09002 123 09002			
Operation	n∪D→	D	When the input condition 04001 changes from OFF to ON, the octal constant 123 is ORed with the			
Range of "n"	000 to 3	377(8)	contents of the register 09002 and its result is stored in the register 09002.			
Range of D	⊐0000 tc b0000 tc 09000 tc 19000 tc 29000 tc 39000 tc	b b0777 0 09777 0 19777 0 29777	$\begin{array}{c} & & & \\ & & & \\ & & & \\ 09002 & \hline 1 & 0 & 1 & 0 & 1 \\ \hline 0 & 1 & 0 & 1 & 0 & 1 \\ & & & \\ 0 & & & \\ constant & \hline 0 & 1 & 0 & 0 & 1 & 1 \\ \end{array} \right\} \qquad $			
Condition	Rising e	dge of input signal (OFF to ON)	(123) OR truth table			
After	Contents of D	Result	Symbol         A         B         C           A         0         0         0           A         -         -         1         0			
operation	Flag	Unchanged	B			

Similarity instructions: F-14, F-14w, Fc14w

Fc14w

OR

# OR register with constant (1 word) (OR)

Symbol	Fc14w OR	n D	(Example for use)	Instruction STR 04001	
Function	contents	constant "n" is ORed with the 16 bits of the registers D and D+1 and its tored in the registers D and D+1.	04001 Fc14w OR 026562 ⊐0040	Fc14w 026562 ⊐0040	
Operation	n∪D, D	)+1→D, D+1	When the input condition 04001 changes from OFF to ON, the octal constant 026562 is ORed with		
Range of "n"	000000	to 177777(8)	the16 bits contents of the registers ⊐0040 and ⊐0041 and its result is stored in the registers		
Range of D	□0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	b0776 09776 19776 29776	$ \begin{array}{c} \neg 0040 \text{ and } \neg 0041. \\ \hline 0 0 1 0 1 1 0 1 0 1 1 1 \\ \hline 0 2 4 6 5 6 - $	62	
Condition	Rising e	dge of input signal (OFF to ON)	Before operation 1 0 0 1 1 0 0 0 1 1 0 0	-	
After	Contents of D, D+1	Result			
operation	Flag Unchanged		After operation 101111011111	1010	

Note 1: Be sure to use even addresses for registers D. Similarity instructions: F-14, F-14w, Fc14

### F-15 MUL

# Multiply register by register (BCD 4 digits) (MULtiply)

Sym	ibol					(Example for use)	Instruction STR 0400	1
Func	tion	The contents of the registers are multiplied by the contents (BCD 4 digits) and its result i starting from the register D.	s of the reg	gisters S2	and S2+1	04001 F-15 MUL 09000 09010 09020	F-15 09000 09010 09020	0
Opera	peration $(S_1, S_{1+1}) \times (S_2, S_{2+1})$ $\rightarrow D, D+1, D+2, D+3$					When the input condition 04001 changes from OFF to ON, the BCD 4 digits in registers 09000 and		
Range	of S <sub>1</sub>	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776				<ul> <li>09001 are multiplied by the BCD 4 digits of registers 09010 and 09011 and its result is stored in the 4 bytes area starting from the registers 09020.</li> </ul>		
Range	of S <sub>2</sub>	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776				Before operation	After operation	0
Range	⊐0000 to ⊐1574 b0000 to b0774 09000 to 09774				09001 0 1 X	3 4 0900		
Cond	lition	Rising edge of input s	signal (C	OFF to (	ON)	09010 3 4 Thousands Hundresds	1 2 09022	2
	Contents S1, S1+1	Unchanged				09011 1 2	0 0 09023	3
	Contents S2, S1+2	Unchanged	1			The above example shows the ope	ration of	
	Contents D	(in ones and tens)				100×1234=123400.		
After operation	Contents D+1	and thousands)	conter	inged if t	isters			
operation	Contents D+2	and hundred thousands)		+1, S2, a t BCD co				
	Contents D+3	and ten millions)						
	Flag	S1, S1+1, Zero S2, S2+1 07357	Carry 07356	Error 07355	Non-carry 07354			
		BCD code Not BCD code 0	0	0	0			

Similarity instructions: Fc15

#### Fc15 MUL Multiply register (BCD 4 digits) by constant (BCD 3 digits) (MULtiply)

Sym	ıbol	Fc15 S1 n D				(Example for use) Instruction STR 04001 Fc15
Func	tion	The contents of the registers S1 and S1+1 (BCD 4 digits) are multiplied by a 3 digits BCD constant "n" and its result is stored in the 4 bytes area starting from the register D.				04001 5015 09000
Opera	ation	(S1, S1+1) × n→D, [	D+1, D	9+2, D+	-3	When the input condition 04001 changes from OFF to ON, the BCD 4 digits in registers 09000 and
Range	of S <sub>1</sub>	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776				09001 are multiplied by the 3 digits BCD constant 100 and its result is stored in the 4 bytes area starting from the registers 09020.
Range	of "n"	000 to 999				3412×100=341200
Range	e of D	□0000 to □1574 b0000 to b0774 09000 to 09774 19000 to 19776 29000 to 29774 39000 to 39774				$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Cond	lition	Rising edge of input sig	gnal (C	OFF to C	ON)	
	Contents S1, S1+1	<sup>of</sup> Unchanged				BCD constant
	Contents D	of Result (in ones and tens)				
After	Contents D+1	and thousands)	conten	nged wh ts of reg	isters	
operation	Contents D+2	of Result (in ten thousands and hundred thousands)	S1 and BCD c	S1+1 ai ode.	e not	
Contents D+3		of Result (in millions and ten millions)				
	Flag	BCD code	Carry 07356	Error 07355 0	Non-carry 07354 0	
		Not BCD code	U	1	0	


Similarity instructions: F-15

F-1 DI	- 1	Divide (DIVide	-	ster	(BCI	D 4 d	ligits) by register (BCD 2 digits)			
Sym	npol	- F-16 DIV S1	S2	D			(Example for use) Instruction STR 04001 F-16			
Func	tion	The contents of the are divied by the c and the quotient is the register D and	ontents of stored in t	the registe the 2 bytes	er S2 (BCI s area sta	D 2 digits) rting from	04001         F-16         09000         09010         09020         09020           □         □         □         □         □         09000         09010         09020			
Opera	ation	(S1, S1+1) ÷	S₂→D	, D+1,	D+2		When the input condition 04001 changes from OFF to ON, the BCD 4 digits in registers 09000 and 09001 are divided by the BCD 2 digits in registers			
Range	of S1	29000 to 29776					09010 and the quotient is stored in the 2 bytes area starting from the registers 09020 with the remainder in the 3 bytes area.			
Range	of S <sub>2</sub>	29000 to 29777					Before operation			
Range	e of D	39000 to 39777 ¬0000 to 11575 b0000 to b0775 09000 to 09775 19000 to 19775 29000 to 29775 39000 to 39775					Thousands Hundresds     Thousands Hundresds     Thousands Hundresds     Quotient       09001     1     2     0     0     09021       ÷     Tens     Ones     Tens     Ones       09010     2     1     6     09022			
Cond	lition	Rising edge o	f input s	signal (C	OFF to (	ON)				
	Contents S1, S1+1	<sup>of</sup> Unchange	d				The above example shows the operation of 1234			
	Contents S2	<sup>is of</sup> Unchanged					divided by 21 equals 58 with the remainder of 16.			
	Contents D	ts of Quotient (in ones and tens) Unchanged when the								
After operation	Contents D+1	of Quotient (in h and thousand		S1, S1	nts of reg +1, and D code	S2 are	<ul> <li>If denominator is not greater than numerator (S1<s2, (contents="" d+1)<="" d,="" li="" of="" quotient="" s1+1="0)," the=""> </s2,></li></ul>			
	Contents D+2	of Remainder		conter	nts of S2	is 00.	is 0 and remainder (contents of D+2) is numerator (contents of S1). For instance, 20/30 will produce			
		S1, S1+1, S2	Zero 07357	Carry 07356	Error 07355	Non-carry 07354	the result of 0 with a remainder of 20.			
	Flag	BCD code Not BCD code If S2 is 00	0	0	0 1	0				

Similarity insturctions: Fc16

#### Reference

To obtain a result of 2 places under the decimal point, the following programming is suggested. Example: 1983/58=34.18 ... remainder 0.56



- ① When the input condition 04001 changes from OFF to ON, the contents of registers 09000 and 09001 are divided by the contents of the register 09010 and the quotient is stored in 09020 and 09021 and remainder is stored in 09022.
- 2) Enter data 00 in 09023.
  3) The contents of 09022 are exchanged with 09023 and a remainder is converted into thousands and hundreds.
- (4) The data in (3) is divided by the contents of 09010 again, and a quotient is stored in 09015 and 09016 with a remainder stored in 09017. The result under 2 digits of decimal place is then stored in 09015.

09000 09010 09020

00 09023

09022 09023

09022 09010 09015

# Fc16<br/>DIVDivide register (BCD 4 digits) by constant (BCD 2 digits)<br/>(DIVide)

1			
Sym	ıbol	- Fc16 DIV S1 n D	(Example for use) Instruction STR 04001 Fc16
Func	tion	The contents of the registers S1 and S1+1 (BCD 4 digits are divided by a 2 digits BCD contents "n" and the quoti is stored in the 2 bytes area starting from the register D and the remainder in the 3 bytes area.	09000
Opera	ation	(S1, S1+1) ÷ n→D, D+1, D+2	When the input condition 04001 changes from OFF to ON, the BCD 4 digits in registers 09000 and
Range	of S1	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39774	O9001 are divided by the BCD constant 21 and the quotient is stored in the 2 bytes area starting from the register 09020 with the remainder in the 3 bytes area.
Range	of "n"	00 to 99	8765÷21=417·····8
Range	e of D	□0000 to □1575 b0000 to b0775 09000 to 09775 19000 to 19775 29000 to 29775 39000 to 39775	09000 0 1 1 0 0 1 0 1
Cond	lition	Rising edge of input signal (OFF to ON)	
	Contents S1, S1+1	<sup>of</sup> Unchanged	$\rightarrow$ $\div$ $\rightarrow$ $\uparrow$
	Contents D Contents	(in ones and tens) contents of register	
After operation	D+1 Contents D+2	BCD code or the	<ul> <li>If denominator is not greater than numerator</li> </ul>
	Flag	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	

Similarity instructions: F-16

F-18 XOR

# Exclusive OR register with register (1 byte) (eXclusive OR)

Symbol	-F-18 S D	(Example for use) Instruction STR 04001
Function	The contents of the register S are XORed with the contents of the register D and its result is stored in the register D.	I         04001         F-18         09000         09001         F-18         09000         09001         09000         09001         09000         09001         09000         09001
Operation	S⊕D→D	When the input condition 04001 changes from OFF to ON, the contents of the register 09000 are
Range of S	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	XORed with the contents of the register 09001 and its result is stored in the register 09001. The contents of the register 09000 remain unchanged. Before operation
Range of D	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	09000       0 0 0 0 1 1 1 1       XOR       -ditto-       09000         09001       1 0 0 0 1 1 1 0       1 0 0 0 0 0 1       09001         Bit matched in 09000 and 09001 (0 for 0, 1 for 1)
Condition	Rising edge of input signal (OFF to ON)	is turned to 0 and unmatched bit (0 and 1) is
	S Contents of Unchanged	Exclusive OR truth table
After operation	Contents of D Result	
	Flag Unchanged	B+0 1 1 1 1 0

Similarity instructions: F-18w, Fc18, Fc18w

### F-18w XOR

### Exclusive OR register with register (1 word) (eXclusive OR)

Symbol	F-18w XOR	S D		Example fo	or use)	Instru STR F-18w	ction 04000
Function	The 16 bits contents of the registers S, S+1 are XORed with the 16 bits contents of the registers D, D+1 and its result is stored in the registers D, D+1.			04000 F-18w XOR	09000 09002	L-IOM	09000 09002
Operation	S, S+1⊕D, D+1→D, D+1			When the input condition 04000 changes from OFF to ON, the 16 bits contents of the registers 09000 and 09001 are XORed with the 16 bits contents of the registers 09002 and 09003 and its result is stored in the registers 09002 and 09003. The contents of the registers 09000 and 09001 remain unchanged.			
Range of S	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776						d its 03.
Range of D	□0000 to □1576 b0000 to b0776			•	000	XOR	
Condition	Rising edge of input signal (OFF to ON)		Defere eneration		002		
	Contents of S, S+1	Unchange	d	Before operation	1 1 0 1 0 1 0 0 1 0 1 0	0 0 1 1 0	
After operation	Contents of D, D+1	Result		After operation	09003 09	002	
	Flag	Unchange	d				

Note 1: Be sure to use even addresses for registers S and D. Similarity instructions: F-18, Fc18, Fc18w

#### Exclusive OR register with constant (1 byte) Fc18 (eXclusive OR) XOR

Symbol	Fc18 XOR	n D	(Example for use) Instruction STR 04001 Fc18		
Function	contents	constant "n" is XORed with the of the register D and its result is the register D.	04001 Fc18 XOR 017 09001 017 09001		
Operation	n⊕D→D		When the input condition 04001 changes from OFF to ON, the octal constant 017 is XORed with		
Range of "n"	000 to 377(8)		the contents of the register 09001 and its result is stored in the register 09001.		
Range of D	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777		$\begin{array}{c} \text{Before operation} \\ 09001 & 10101010 \\ \hline 10101010 \\ \hline 0001 & 10101 \\ \hline 00001 & 1111 \\ \hline 00001 & 1111 \\ \hline 00001 & 1111 \\ \hline 00001 & 10101 \\ \hline 00001 & 00001 \\ \hline 000001 & 000001 \\ \hline 000001 & 000001 \\ \hline 00001 & 00001 \\ \hline 000001 & 00000 \\ \hline 000001 & 00000 \\ \hline 000001 & 000000 \\ \hline 000001 & 000000 \\ \hline 000001 & 000000 \\ \hline 000000000 \\ \hline 000000000 \\ \hline 00000000$		
Condition	Rising edge of input signal (OFF to ON)		Exclusive OR truth table		
After	Contents of D	Result			
operation	Flag	Unchanged	B+1 0 1 1 1 1 0		

Similarity instructions: F-18, F-18w, Fc18w


Fc18w

XOR


### Exclusive OR register with constant (1 word) (eXclusive OR)


Symbol	Fc18w XOR	n D	(Example for use)	Instruction STR 04001	
Function	contents of	constant "n" is XORed with the 16 bits of the registers D and D+1 and its tored in the registers D and D+1.	04001 Fc18w XOR 026562 ⊐0040	Fc18w 026562 ⊐0040	
Operation	n⊕D, D+1→D, D+1		When the input condition 04001 changes from OFF to ON, the octal constant 026562 is XORed with the16 bits contents of the registers $\neg 0040$ and $\neg 0041$ and its result is stored in the registers $\neg 0040$ and $\neg 0041$ . Octal constant 026562 0010110101110010 0 - 2 - 6 - 5 - 6 - 2 XOR		
Range of "n"	000000 to 177777(8)				
Range of D	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776				
Condition	Rising edge of input signal (OFF to ON)		□0041 □00 Before operation 1 0 0 1 1 0 0 0 1 1 0 0		
After	Contents of D, D+1	Result		D40	
operation	Flag	Unchanged	After operation 1 0 1 1 0 1 0 1 1 0 1 1		

Note 1: Be sure to use even addresses for registers D.




Note 1: Do not directly connect the F-30 (MCS) derived bus line with OUT, TMR, and CNT instructions or application instruction.





Instru	Instruction			
STR	00000			
F-30 OUT STR OUT STR OUT	00400 00001 00401 00002 00402			
F -31				


Must be programmed in the following manner.




Note 2: The F-31 (MCR) instruction is an unconditional instruction.

00010 F-31 MCR


It prohibits the program like shown above.



Note 3: The desired circuit would not be established if programmed in the following way.



• Although it is possible to insert MCS as many times as required between MCS and MCR (\*\*), the range of MCS terminates with MCR marked with an asterisk (\*\*).



Note 4: With a CNT, F-60, or F-62 instruction, it is possible to ON reset or OFF reset the reset condition using the system memory #202. In case of the OFF reset, reset is done by MCS.

•					
Symbol	-F-32 SET R		(Example for use) Instruction		
Function	Activate a coil specified by relay number R when the set input is turned ON.		General Set input	F-32	00400
Operation	Activate the R specified by F-32.		When the set input of 04000 is ON, this instruction sets ON 00400. Once sets ON, 00400 remains		
Range of OUT	00400 to 15777		<ul> <li>ON after the set input is set to OF</li> <li>When the set input of 04000 is O</li> <li>does not affect the state of 00400</li> </ul>	FF, this inst	truction
Condition	Set input is at ON (not limited to OFF to ON change)				
After	Contents of R	ON	Set input ON 04000 OFF		
operation	Flag	Unchanged	00400 OFF		

Note 1: If the relay specified by the F-32 (SET) instruction is within the latched relay area, it maintains the last state when the power is recovered from power failure. If the specified relay is outside the latched relay area, it is reset upon power recovery.

Set coil

F-32 SET


- Note 2: The relay assigned by F-32 (SET) instruction is set to latch output when the JW10 stops operation (system memory #206 = 55(H)), it maintains status before stop operation. If the assigned relay is set to reset output when the JW10 stops operation system memory #206 = 00(H)), it resets at stoppage.
- Note 3: It is recommended that the F-32 (SET) instruction be used in conjunction with the F-33 instruction described on the next item.
- Note 4: The F-32 (SET) and F-33 (RST) instructions placed between the F-30 (MCS) and F-31 (MCR) instructions are not operative if the operational condition of the F-30 (MCS) is OFF.

### F-33 Re

Reset coil

Symbol	F-33 RST	R	(Example for use)	Instruction STR 04002	
Function		ate a coil specified by relay number the reset input is turned ON.	04002 F-33 RST 00410	F-33 00410	
Operation	Deactivate the R specified by F-33.		When the reset input of 04002 is ON, this instruction sets OFF 00410. Once sets OFF, 00410 remains OFF after the reset input is set to OFF. When the reset input of 04002 is OFF, this instruction		
Range of R	00400 to 15777				
Condition	Reset input is at ON (not limited to OFF to ON change)		does not affect the state of 00410.		
After	Contents of R	OFF	Reset input ON 04002 OFF		
operation	Flag	Unchanged	ON 00410 OFF		

Note 1: If the relay specified by the F-33 (RST) instruction is within the latched relay area, the last state is retained when the power is recovered from power failure. If the specified relay is outside the latched relay area, it is reset upon power recovery. Note 2: The relay assigned by F-33 (RST) instruction is set to latch output when the JW10 stops operation (system memory #206 = 55(H)), it maintains status before stop operation. If the assigned relay is set to reset output when the JW10 stops operation system memory #206 = 00(H)).



• It is recommended that the F-32 (SET) and F-33 (RST) instruction be used in pair. It will simplify the self holding circuit. Reset priority self holding circuit Set priority self holding circuit 04005 00400 04005 04100 00400 ┥┝ ╢ Set ┥┝ Set Reset 00400 04100 00400 Reset ┥┝ +Ŷ 04100 F-33 04005 F-32 00400 RST 00400 Reset inp SET Set input 04005 F-32 04100 F-33 ┥┝ 00400 SET 00400 Set input RST Reset inpu Set input 04005 ON Set input ON OFF 04005 OFF Reset input ON Reset input ON 04100 OFF 04100 OFF OUT ON OUT ON 00400 OFF 00400 OFF

F-34 TSET		parison with curren	t value of clock This instruction is able to program by 1624K/1642K and is not able to prog	y JW-1424K/1442K/ ram by JW-1324K/13	
Symbol	F-3 TSE		(Example for use)	Instruction STR 04002	
Function	(minutes clock and	es the constants n1 (hours) and n2 ) with the current value of the d sets (turns ON) the specified y) if they match.	04002         F -34         15         30         004000           When input condition 04002         When input condition 04002         00400	F-34 15 30 00400	
Operation	Compares the current value of the clock with n1 and n2, and turns ON the relay if the comparison result shows a match.		<ul> <li>When input condition 04002 is ON and at 15 hour 30 minutes, relay 00400 turns ON.</li> <li>The relay 00400 which was turned ON remain</li> </ul>		
Range of n1	00 to 23	(decimal)	ON even if input condition 04002 turns OFF. If the current value of the clock is except at		
Range of n2	00 to 59 (decimal)		15 hour 30 minutes, the state does not change.	e of relay 00400	
Range of BIT	00400 to 15777		C C		
Condition		ne input signal is ON ited to OFF to ON change)			
	Contents of n1	Unchanged			
After	Contents of n2	Unchanged			
operation	Contents of BIT	When the assigned time does not match with the clock's current value, the bit condition does not change. When the assigned time matches with the clock's current value, this bit turns ON.			
	Flag	Unchanged			

- Note 1: If the relay specified by the F-34 (TSET) instruction is within the latch specified area, it retains its state that existed before the power failure even after power is restored. If the specified relay is outside the latch specified area, it is reset when power is restored.
- Note 2: A relay assigned by F-34 (TSET) instruction is set to latch output when the JW10 stops operation (system memory #206 = 55(H)), it maintains status before stop operation. If the assigned relay is set to reset output when the JW10 stops operation system memory #206 = 00(H)), it resets at stoppage.
- Note 3: Use the F-34 (TSET) instruction as a pair with the F-35 (TRST) instruction on the next page.
- Note 4: Any F-34 (TSET) and F-35 (TRST) instructions between the F-30 (MCS) and F-31 (MCR) instructions do not function when the operational condition for the F-30 (MCS) instruction is OFF.

9-64

F-35 TRST		parison with currer ecified relay reset)	This instruction is able to program b 1624K/1642K and is not able to program	y JW-1424K/1442K/ gram by JW-1324K/134
Symbol	F-3		(Example for use)	Instruction STR 04003 F-35
Function	(minutes	es the constants n1 (hours) and n2 b) with the current value of the d resets (turns OFF) the specified by) if they match.	04003         F-35         09         15         00410           When input condition 04003 is 0	09 15 00410
Operation	with n₁ a	es the current value of the clock and n2, and turns OFF the relay if parison result shows a match.	minutes, relay 00410 turns OFF The relay which was turned OFI	F remains OFF even
Range of n1	00 to 23	(decimal)	if input condition 04003 turns OI If the current value of the clock i	
Range of n2	00 to 59 (decimal)		minutes, the state of relay 0041	0 does not change.
Range of BIT	00400 to 15777			
Condition		ne input signal is ON ited to OFF to ON change)		
	Contents of n1	Unchanged		
	Contents of n2	Unchanged		
After operation	Contents of BIT	When the assigned time does not match with the clock's current value, the bit condition does not change. When the assigned time matches with the clock's current value, this bit turns OFF.		
	Flag	Unchanged		

- Note 1: If the relay specified by the F-35 (TRST) instruction is within the latch specified area, it retains its state that existed before the power failure even after power is restored. If the specified relay is outside the latch specified area, it is reset when power is restored.
- Note 2: A relay assigned by F-35 (TRST) instruction is set to latch output when the JW10 stops operation (system memory #206 = 55(H)), it maintains status before stop operation. If the assigned relay is set to reset output when the JW10 stops operation system memory #206 = 00(H)), it resets at stoppage.

#### End instruction **F-40** END (END)

The F-40 instruction indicates the end of the program. There is no need of writing the END instruction, except for the following cases, because it will be automatically set in the last address of the program memory when the memory is cleared.

STR

AND

OUT

STR

AND

OUT

NOP

NOP

NOP

NOP

ΟR

00100

00011

00021

00400

00111

00131

00470

2


#### (1) Saving scan time

- The scan time is the I/O processing time 00000 added with the user program execution time. 00001 The user program execution time is the total 00002 00003 time required to execute all instructions from 00004 the program address 00000 to the END instruction. 01776
- The location of the END instruction 01777 02000 automatically written after program is 02001 memory clear, for instance, 02777 (1535th 02002 word) in the case of basic module is 02776 JW-1324K/1342K and 07777(4096th word) in case of it is JW1424K/1442K/1624K/1642K.
- Assume now if the last address is 01777 (a) END (02777) only by memory clear (b) F-40 (END) is written in 02000 (1024th word) when the ladder chart has written by the support tool such as JW-13PG, 02000 to 12776 are padded with NOP instruction with the END instruction in 02777. so that it requires an unwanted time in order to execute NOP instructions (JW-1324K/1342K is 1.63 µs, JW-1424K/1442K/1624K/1642K is 0.81 us per word).
- If F-40 was written in 02000, it saves the processing time without executing those unwanted NOP instructions, and the control can proceed to a next scan cycle after termination of the user program.

#### (2) To perform a partial program execution during trial run


By inserting the F-40 instruction at the end of a sequence block, you will be able to execute only the required portion of the program. If the result was successful, the F-40 may then be deleted.

- Note 1: A multiple number of F-40 may exist when the END instruction is written in (1) and (2). In this case, the userprogram terminates at the first F-40. So, it would be necessary to check the location of the END instruction before going into the actual operation.
- Note 2: The F-40 (END) instruction is unconditional, and it prohibits the following kind of programming.



Note 3: Although the F-40 instruction has the highest priority, it will be ignored if an END instruction exists between F-141 (JMP) and F-140 (LABL) or between F-142 (CALL) and F-140 (LABL) and that F-141 or F-142 was executed.








F-42 JCR Set jump control (Jump Control Set) Reset jump Control (Jump Control Reset)

When the F-41 (JCS) condition is OFF, all instructions will not be executed, except the F-40 (END) instruction that exists before the F-42 (JCR) instruction. Therefore, it does affect the contents of the data memory, even if there was an instruction that writes the result in the data memory, such as OUT, TMR, CNT, and application instruction. And, it retains the state when JCS condition is ON.



9

Note 1: Attention must be paid to the TMR internal clock (0.1 second clock), CNT counter input and application instruction input condition (which the operation takes place at an OFF to ON transition in the input condition), and F-41 (JCS) condition ON/OFF timing.


JCS condition		E	В
Input condition	1	2 3	
	t	1	t t
	ON	ON (Not executed)	OFF ON (Executed)
- Operation ta the JCS cor			of ① because


- Operation does not take place at a rising of ② because the JCS condition is OFF.
- Operation does not take place at a rising of ③ because the JCS condition is OFF.
- The JCS condition turns to ON while ③ is ON, but operation does not take place as it does not recognize that the input condition has changed from OFF to ON, because the input condition is ON with which theJCS condition of ④ changes from ON to OFF and the input condition is ON with which the JCS condition of ⑧ changes from OFF to ON.
- Operation does not take place at a rising of ④ because the JCS condition is OFF.
- The JCS condition becomes ON while ④ is ON.
   Operation takes place immediately after the JCS condition of ⓒ changes from OFF to ON because there was no change in that the input condition is OFF with which the JCS condition of ⑧ changes from ON to OFF and the input condition is ON with which the JCS condition of ⓒ changes from OFF to ON.
- Note 2: The END instruction will be executed regardless whether the JCS condition be ON or OFF when there was an F-40(END) instruction between F-41(JCS) and F-42(JCR). And the user program execution is terminated and the control proceeds to the next scan cycle.
- Note 3: It is not possible to insert another F-41 and F-42 between F-41 (JCS) and F-42 (JCR). It will evoke "JCS ERROR" on the hand-held programmer during program check, if such a program was written.
- Note 4: F-42(JCR) is an unconditional instruction.


	F-42 JCR
1	

It prohibits the program like shown above.

Note 5: To use an application instruction that operates at a rising edge of F-41 (JCS) and F-42 (JCR), the input condition must be different from F-41 (JCS). No operation will take place if the condition is same. Note 6: F-41 (JCS) and F-42 can be nested between F-30 (MCS) and F-31 (MCR). However, between JCS instruction and JCR instruction are not executed regardless whether the JCS condition be ON or OFF when the MCS condition is OFF.









Note 1: The F-43 instruction may be used for a single or a multiple number of contacts.

Note 2: Pay attention that the following programs (a) and (b) will not produce the same result because the F-43 instruction is the instruction that complement the contents of the accumulator.




F-44 ⊣↑⊢


### Differentiate at ON





Note 1:Note that a different result is produced when the sequence of the F-44 program is changed in the above ladder chart. (Identical in case of F-45.)




Note 2: The F-44 instruction scans only once even if inserted between an F-47 instruction (level operation condition set) and an F-48 instruction (level operation condition reset). (See F-47 and F-48.) Note 3:










In the above example, a differential signal is not issued even if 00010 has changed from OFF to ON when 00011 is ON, because 00010 is ANDed by the AND/STR instruction.


9 · 70



### **Differentiate at OFF**



Note 1: Use of the F-45 instruction may sometimes generate 1 scan time pulse at the operation immediately following program writing, that is, when the address of F-45 instruction is changed because of program insertion or deletion.





Output (04002) turns ON if input (00000) is OFF at the start of operation immediately after write of program.

Note 2: The F-45 instruction scans only once even if inserted between an F-47 instruction (level operation condition set) and an F-48 instruction (level operation condition reset). (See page F-47 and F-48.)


Note 3: This instruction does not perform an operation during the 1 scan time when the power is turned ON or immediately after the start of the operation mode.








The accumulator turns ON for only a scan cycle that 00011 changed from OFF to ON.



In the above example, a differential signal is not issued even if 00010 has changed from ON to OFF when 00011 is ON, because 00010 is ANDed by the AND/STR instruction.




Set to execute operation conditions of the instruction, which shall be executed at rising edge (from OFF to ON) of the input signal, when the input signal is ON.



Note 1: Another F-47 may not be nested between already existing F-47 (ONLS) and F-48 (ONLR).

Note 2: Only 1 scan will take place at a rising edge of the operation condition, if it contains a differentiate instruction

(F-44, F-45). (Example for F-44)



F-50 4→16

## Decode 4 to 16

	1				
Symbol	F-50 4→16	S D	(Example for use)	Instruction S T R 04006	
Function	decoded	er 4 bits data in the register S are and stored in the 2 bytes area of ters D and D+1.	04006         F-50         ⊐0000         09350           4→16         ⊐0000         09350         0	F -50 ⊐ 0000 09350	
Operation	S→D, D	)+1	When the input condition 0400	6 changes from OFF	
Range of S	□0000 tc b0000 tc 09000 tc 19000 tc 29000 tc 39000 tc	b b0777 0 09777 0 19777 0 19777 0 29777	to ON, the lower 4 bits data of and stored as 16 bits data in th consisting of registers 09350 at	⊐0000 are decoded e 2 bytes area	
Range of D	□0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	b0776 09776 19776 29776		7 6 5 4 3 2 1 0 0 0 1 0 0 0 0 0 15 14 13 12 11 10 9 8	
Condition	Rising ed	dge of input signal (OFF to ON)	└ <b>→</b> │	0 0 0 0 0 0 0 0 0 09351	
	Contents of S	Unchanged	]		
After operation	Contents of D	Result (0 to 7)	Only the bit position that corres order 4 bits representing 0 to 1		
	Contents of D+1	Result (8 to 15)	and other bits are turned OFF.		
	Flag	Unchanged			

Note 1: Upper 4 bits of S are disregarded.

F-51 16→4	Encode 16 to 4		
Symbol	$-\begin{bmatrix} F-51 \\ 16 \rightarrow 4 \end{bmatrix} S \qquad D$	(Example for use)	Instruction S T R 04001
Function	The 2 bytes data in registers S and S+1 are encoded and stored in the register D.	04001 F-51 ⊐0000 09000	F -51 ⊐0000 09000
Operation	S, S+1→D	When the input condition 04001	changes from
Range of S	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	OFF to ON, the 2 bytes data cor ⊐0000 and ⊐0001 are encoded register 09000.	
Range of D	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	76543210	After operation
Condition	Rising edge of input signal (OFF to ON)		IT.
	Contents of S, S+1 Unchanged	- 1514131211109 8 ⊐0001 0 1 0 0 0 0 0 0	
After operation	of D Result	MSB	
	Flag Unchanged		
(090	the operation, the upper 4 bits of D 00 in the example) become 0 at all times ISB of the encoder input takes the highe ity. 9 • 7	st 1514131211109 8 ⊐0001 0 0 0 1 0 1 1 0	After operation 0 0 0 0 1 1 0 0 09000 - 12

9



## Decode to 7 segments data

	F-52		(Example for use)	<b>.</b>		
Symbol	− 1-52 →7SEG S D			Instruction		
				S T R F-52	04001	
	The lowe	er 4 bits data in register S is	04001 F-52		00000	
Function	decoded	into 7 segments display data.	→7SEG 09000 ⊐0040		09000 ⊐0040	
Operation	S→D		When the input condition 04001	changes	from	
Operation			OFF to ON, the lower 4 bits dat			
	□ □0000 to	-	09000 are decoded into the 7 s	egments c	display	
Range of S	09000 tc		data. See "7 segments decoder chart" relation			
Trange 013	19000 to	-	between input data and display	•		
	29000 to 39000 to		Before operation	After ope	ration	
	⊐0000 to ⊐1577		09000 01111	-ditto	-	
	b0000 to					
Range of D	19000 to			D7	Do	
	29000 to			00100	1 1 1	
	39000 to 39777		LED display	gfed	cba	
Condition	Rising ed	lge of input signal (OFF to ON)				
	Contents of S		e c			
After operation	Contents of D	Result (Refer to "7 segments decoder chart")	Output data D0 to D6 correspon	d to a to g		
	Flag Unchanged		segments display, respectively. The output of always 0.			

7 segments decoder chart $\frac{d_{g_b}}{d_{g_c}}$					
Input data	Output data	Display output			
	g f e d c b a				
00000000	00111111	<u>U</u>			
0000001	00000110				
00000010	01011011				
00000011	01001111	רח			
00000100	01100110	Ч			
00000101	01101101	5			
00000110	0111101	6			
00000111	00100111	7			
00001000	01111111	8			
00001001	01101111	מי			
00001010	01110111	8			
00001011	01111100	6			
00001100	00111001				
00001101	01011110	Ъ			
00001110	01111001	E			
00001111	01110001	F			

### F-53 →BIN

## Convert 4 digits BCD to 16 bits binary

Sym	ibol	- F-53 S D				(Example for use)	Instruction STR 04001	
Func	tion	The 2 bytes BCD contents (4 digits data) of the registers S, S+1 are converted into binary, and the result is stored in the 2 bytes area of the registers D, D+1.			y, and	$\begin{array}{c c} & & & & & \\ \hline & & & & \\ \hline & & & & \\ \hline & & & &$		
Opera	ation	S, S+1→D, D+1				When the input condition 04001 changes from OFF to ON, the contents of the 4 digits BCD data in registers ⊐0000 and ⊐0001 are converted into		
Range	e of S	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776				binary, and its result is transferred and stored in bytes area of registers 09000 and 09001.		
Range	Range of D 30000 to 31576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776			Tens         Ones           ⊐0000         1 0 0 1 0 1 1 0           9         6	After operation 09000 $0 0 0 0 0 0 0 0 0$ $2^7 2^{12} = 4096^{20}$			
Cond	lition	Rising edge of input	signal (OF	FF to C	ON)	Thousands Hundreds	÷	
	Content of S, S+					$ \neg 0001 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
	Content of D	<sup>s</sup> Result (0 to 255)	Unchanged when the			BCD 4096	BIN(Binary)	
After operation	Content of D+1	s Result (256 to 9999) contents of the registers S and S+1 are not BCD code.						
	Flag	Contents of registers S,S+1     Zero 07357       BCD code     0       Not BCD code     0		Error 07355 0 1	Non-carry 07354 0			

Note 1: If the F-53 instruction is used for programming, the F-03w instruction displays the program during monitoring.

Similarity instructions: F-03, F-03w

### F-54 → B C D

## Convert 16 bits binary to 6 digits BCD

Symbol	F-54 →BCD	S D	(Example for use) Instruction S T R 04001 F -54		
Function	The contents of 2 bytes binary in the registers S, S+1 converted into 6 digits BCD, and the result is stored in 3 bytes of the registers D, D+1, and D+2.		04001 F-54 ⊐0000 09000 ⊐00000		
Operation	S, S+1-	<b>→</b> D, D+1, D+2	When the input condition 04001 changes from		
Range of S	⊐0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	b0776 09776 19776 29776	OFF to ON, the contents of 2 bytes binary in registers ⊐0000 and ⊐0001 are converted into 6 digits BCD and stored in 3 bytes area of registe that begin from 09000.		
Range of D	□0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	11575 b0775 09775 19775 29775	Before operationAfter operation $\neg 0000$ $0 0 0 0 0 0 0$ $09000$ $01 1 0 1 0 0$ $2^7$ $2^0$ $6$ $8$		
Condition	Rising e	dge of input signal (OFF to ON)	Thousands Hundreds		
	Contents of S, S+1	Unchanged	$2^{15}$ $2^8$ $2$ $7$ Binary Ten thousands		
Aftor	Contents of D	Result (ones and tens)			
After operation	Contents of D+1 Result (hundreds and thousands)		0 3 BCD 6 digits		
	Contents of D+2	Result (ten thousands)	032768		
	Flag	Unchanged			

Note 1: If the F-54 instruction is used for programming, the F-04w instruction displays the program during monitoring.

Similariry instructions: F-04, F-04w

### F-55 SWAP

### Swap upper 4 bits with lower 4 bits

Symbol	-F-55 SWAP S D		(Example for use)	Instruction S T R 04001	
Function		bits are swapped with lower 4 bits gister S and stored in the register D		F -55 09000 09001	
Operation	S→D		When the input condition 0400	•	
Range of S	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777		OFF to ON, upper 4 bits are swapped with low 4 bits of the register 09000 and its result is stor in the register 09001. The contents of the regis 09000, however, remains unchanged.		
Range of D	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777		Before operation	After operation	
Condition	Rising ec	lge of input signal (OFF to ON)		-•	
	Contents of S			9001 1 1 1 0 0 0 0	
	Contents of D	Result			
	Flag	Unchanged			

Reference F-55 becomes valid in the following case.

With the F-52 (7 SEG decode) instruction, the lower 4 bits are decoded into the 7 segments display data. To display a multiple number of digits on the display, the upper 4 bits need to be swapped with the lower 4 bits, then F-52 should be executed.

F-58 Σ BIT	Total ON bits		
Symbol		(Example for use)	Instruction S T R 04002 F -58
Function	All active bits in the "n" byte register having the register S at its top are stored in the register D.	$\begin{array}{ c c c c c }\hline & & & & & & & & \\ \hline & & & & & & & \\ \hline & & & &$	F-38
Operation	ON bits→D	When the input condition 04002 ch ON, the total number of active bits	
Range of "n"	0 to 7 (8 bytes for 0)	headed by the register ⊐0006 is sto 09000.	
Range of S	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	□ 0006 1 1 0 0 1 0 0 0	0 0 0 0 1 1 0 1 13 (D) 09000
Range of D	J0000 to J1577         b0000 to b0777         09000 to 09777         19000 to 19777         29000 to 29777         39000 to 39777	= 0010  0  0  0  1  0  0  0  0	12 bits are ON
Condition	Rising edge of input signal (OFF to ON)	Among 32 bits in ⊐0006 to ⊐0011	I, 13 bits are ON.
	Contents of S, S+1, Unchanged S+n-1		
After operation	Contents of D		
	Flag Unchanged		

# F-60Shift register bidirectional (1 byte)SFR(forward/backward ShiFt Register)


	<b>\</b> -					
Symbol	1) 2) 3) 4)	F-60 D D C C C C C C C C C C C C C C C C C	Shift direction input Data input Shift input Reset input			
Function		s data in the register input of $$ .	S is shifted to upp	er or lower bit posi	tions according to t	the
Operation	When t	he shift direction inpu	ıt is ON :	Carry 07356 - MSB	Register D	LSB - Data input
Operation	When t	he shift direction inpu	ut is OFF : Da	ta input — MSB	Register D	LSB $\longrightarrow$ Carry 7356
Range of Register D	☐0000 to ☐1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777					
Condition	When the	e reset input ④ is OF	F, bits are shifted	at a rising edge (O	FF to ON) of the sh	nift input 3.
	<ul> <li>Contents of D</li> <li>Result is produced when the reset input ④ is OFF.</li> <li>All bits are turned OFF when the reset input ④ is ON.</li> </ul>					
After		Reset input ④	Zero 07357	Carry 07356	Error 07355	Non-carry 07354
operation	Flag	OFF	0 or 1	0 or 1	0	1 or 0
		ON	0	0		0

s

### [Example for use]

hift direction 04012 Data input 00100 Shift input 00000 Reset input 04013	S T R S T R S T R S T R	ion 04012 00100 00000 04013 09000
--	----------------------------------	--

When the shift input 00000 changes from OFF to ON, shift takes place in the following way according to the state of the shift direction input 04012.




Input condition		09000 (before operation)	09000 (after operation)	Zero 07357	Carry 07356	Non-carry 07354
04012	0	000000000	1 0 0 1 0 2 1 0	•	0	•
00100	0	$\bullet \circ \circ \circ \bullet \circ \bullet \circ$	$\circ \bullet \circ \circ \circ \bullet \circ \bullet$	0	0	•
00000	ſ	$\circ \bullet \circ \circ \bullet \circ \circ \bullet$	$\circ \circ \bullet \circ \circ \bullet \circ \circ$	0	•	0
04013	0	00000000	00000000	•	•	0
04012	•	00000000	00000000	•	0	
00100	0	0 • 0 • 0 0 0 0	$\bullet \circ \bullet \circ \circ \circ \circ \circ$	0	0	•
00000	Ţ	$\bullet \circ \circ \circ \bullet \circ \circ \circ$	$\bigcirc \bigcirc $	0	•	0
04013	0	$\bullet$ 0 0 0 0 0 0 0	00000000	•	•	0
04012 00100	0	$\bullet \circ \circ \circ \circ \circ \circ \circ$	$\bullet \bullet \circ \circ \circ \circ \bullet \circ$	0	0	•
00000 04013	٦ ٥	$\circ \circ \circ \bullet \circ \circ \circ \bullet$	$\bullet \circ \circ \circ \bullet \circ \circ \circ$	0	•	0
04012 00100	•	0 • 0 0 0 0 0 0	$\bullet \circ \circ \circ \circ \circ \bullet$	0	0	•
00000 04013	ر ا	$\bullet \circ \circ \circ \bullet \circ \circ \circ$	$\bigcirc \bigcirc $	0	•	0
4013	•	$\bigcirc \bigcirc \bullet \bigcirc \bullet \bigcirc \bullet \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bullet \bigcirc \bullet \bigcirc \bigcirc$	00000000	0	0	0
·Error fla	ıg (07	355) is OFF at all tin	ies.		○ OFF	• ON

Note 1: By setting the reset condition in the system memory for reset input ④ (#202), it permits to "reset with OFF."


Similarity instructions: F-60w

#### Reference


When  $\exists \times \times \times \times$  is assigned for D, it allows to constitute an "n" bit (n<8) shift register.




(When 00200 is ON)



- Data are shifted in 04004 to 04007.
- When all of 04000 to 04007 are 0, the zero flag turns to 1. The following program must be used to check that 04000 to 04002 are 0.





F-60w SFR		t register bio ward/backw		· /		
Symbol		F-60w SFR D	<ol> <li>Shift direction</li> <li>Data input</li> <li>Shift input</li> <li>Reset input</li> </ol>			
Function	The 16 to the d	bits contents of the reinformation input of $\textcircled{1}$ .	egisters D, D+1 are	e shifted to upper c	or lower bit position	is according
Operation	Carry 07356 • When	When the shift direction input ① is ON:     Carry     O7356     MSB     Register D+1     Register D     LSB     Data input     When the shift direction input ① is OFF:     Data input     MSB     Register D+1     Register D     LSB     Carry     O7356				
Range of D	□ □ 0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776					
Condition	When the reset input $(4)$ is OFF, bits are shifted at a rising edge (OFF to ON) of the shift input $(3)$ .					
	Contents of D, D+1		ed when the reset i d OFF when the re	input ④ is OFF. eset input ④ is ON.		
After		Reset input ④	Zero 07357	Carry 07356	Error 07355	Non-carry 07354
operation	Flag	OFF	0 or 1	0 or 1	0	1 or 0
		ON	0	0	0	0

Note 1: Be sure to use even address for register D.

Note 2: By setting the reset input ④ in the system memory (#202), it permits to "reset with OFF."

Similarity instructions: F-60

Example for u	lse]							
00000		Ins	truction					
00001 F-60w 00002 SFR	9000	STR STR STR STR F-60v	00000 00001 00002 00003					
00003		F -60v	v 09000					
00000 ① ON         ON         Shifts towards MSB           00001 ② ON         Data input ON           00002 ③ OFF→ON         Shift direction           00003 ④ OFF         No reset function								
The following resul condition.			·					
	090	01	09000					
Before operati	on 10010	0 1 1 0 1 0	100100					
	090	01	09000					
After operatio	on 0010	1 1 0 1 0 1	001001					
Zero	Carry	Error	Non-carry					
07357	07356	07355	07354					
0	1	0	0					

F - 6 U / D		-	gits B Down		-		vn c	counter
Sym	bol	1) 2) 3) U/I	62 DC D	① Up/down direction input ② Counter input ③ Reset input				
Func	tion	digits) a (① OFF	ntents of th are added -), accordi direction	(① ON ng to t	) or si	ubtract		Up/down direction 00000         F-62         Instruction           Counter input 04011         U/DC         09000         S T R         04010           F-62         09000         S T R         04010           F-62         09000         S T R         04011
Opera	ation		ne up/down	D>+1⊣	∙D on input			Reset input         1 -02 09000
Range	of D	⊐0000 tc b0000 tc 09000 tc 19000 tc 29000 tc 39000 tc	b0777 09777 19777 29777					When the reset input 04011 is OFF, the counter is enabled, if set to ON reset mode. When the up/down counter direction input 04010 is ON, it acts as an incremental counter. When it is
Cond	ition		ng of the when the				•	OFF, it acts as a decremental counter. If the contents of 09000 were other than the BCD code, the error flag (07355) is turned ON and no counter operation takes place. (7F in the example)
	Conten of D	ts whe	sult (BCD en the res bits are C ut ③ is O	set inp DFF w	out 3	is OF	F.	Up/down direction (04010) Up Down
		Up/down direction input ①	Result	Zero 07357	Carry 07356		Non-carry 07354	
			99+1 →00	1	1	0	0	Register (09000) 97 98 98 99 99 00 00 01 01 00 00 99 (7F7F7F100 00
After operation		ON	00 to 98+1 →01 to 99	0	0	0	1	Non-carry flag
	Flag		Not BCD code	0	0	1	0	Error flag
			00−1 →99	0	1	0	0	Carry flag
		OFF	01−1 →00	1	0	0	1	Zero flag
			02 to 99−1 →01 to 98	0	0	0	1	(07357) I⊷I 1 scan time, max. Valid until a flag affecting instruction is met in the program.
			Not BCD code	0	0	1	0	•
		Reset i	nput ③ ON	0	0	0	0	

Note 1: By setting the reset input③ in the system memory (#202), it permits to "reset with OFF."

Similarity instructions: F-62w

F-62 U/D		-	its B Down		-		n c	ounter				
Sym	bol		D D 2 Counter input				n input	(Example for use)				
Func	tion	The 4 digits BCD contents of the register D, D+1 are added (① ON) or subtracted (① OFF), according to the up/down counter direction input ①.						00002         F-62w         19000         S T R         00001         S T R         00002         S T R         00003         F -62w         S T R				
Opera	ation		e up/down ⟨D, D+ e up/down ⟨D, D+	-1>+1→ directio	D, D+1	: ① is C		When the reset input 00003 is OFF, the counter is				
Range	e of D	□0000 to b0000 to 09000 to 19000 to 29000 to 39000 to	b0777 09777 19777 29777					enabled, if set to ON reset mode. When the up/down counter direction input 00001 is ON, it acts as an incremental counter. When it is OFF, it acts as a decremental counter. If the contents of the register 19000 or 19001 were				
Cond	ition	At a risir to ON) v	-		•							
	Content of D Content of D+1	digits o ts Upper	of result	the r OFF		put 3	is	Up/down direction (00001) UP DOWN Counter input (00002) Reset input				
		direction input ①	Result	Zero 07357	Carry 07356	Error 07355	Non-carry 07354	(00003)         97         98         99         00         01         00         99         99         00         00           (19001)         99         99         99         00         00         00         00/2A0         A0         00				
			9999+1	1	1	0	0	Non-carry flag(07354)				
After operation		ON	0000 to 9998+1	0	0	0	1	Error flag (07355)				
	Flag		Not BCD code	0	0	1	0	Carry flag				
			0000-1	0	1	0	0	(0/356) Zero flag				
		OFF	0001-1	1	0	0	1	(07357)				
			0002 to 9999—1	0	0	0	1	-				
			Not BCD code	0	0	1	0					
		Reset in	put 3 ON	0	0	0	0					

Note 1: Be sure to use even address for register D. Note 2: By setting the reset input(3) in the system memory (#202), it permits to "reset with OFF." Similarity instructions: F-62 F - 6 3 I N C

# Increment counter (1 byte) (INCrement)

		F-63					(Examp	le for use)			
Sym	lod	- F-63 D					LExamp		Instruction STR 00000		
Func	ction		The contents of the register D (binary data) are incremented.						F-63 09030		
Opera	ation	⟨D⟩+1→D	→D					When the input condition 00000 changes from OFF to ON, the data are incremented.			
Range	e of D	□0000 to □157 b0000 to b077 09000 to 0977 19000 to 1977 29000 to 2977 39000 to 3977	7 7 7 7				Input (00000) Register (09030)	376 377 000 001	002 003 004 (OCT)		
Cond	lition	Rising edge of	input s	ignal (C	OFF to (	ON)	Non-carry flag (07354)				
	Conten of D	Result (bina	ary coo	le)			Error flag (07355)	Va	ccan time, max. Ilid until a flag affecting instruction met in the program.		
After operation		Result (oct)	Zero 07357	Carry 07356	Error 07355	Non-carry 07354	Carry flag (07356)				
operation	Flag	377→000	1	1	0	0	Zero flag (07357)				
		Other than above	0	0	0	1	(07337)				

Note 1: The contents of D are represented by a binary number, which can assume a number of 000 to 255 in the decimal notation or 000 to 377(8) in the octal notation.

Similarity instructions: F-63w

# F-63w Increment counter (1 word) (INCrement)

Sym	ıbol	F-63w	D				(Examp	ole for us	e)			Instru T R	iction 00002
Func	tion	The binary c and D+1 are			egisters	; D		F-63w 19	000		F	-63w	19000
Opera	ation	$\langle D, D+1 \rangle +1^{-1}$	D+1>+1→D, D+1				When the input condition 00002 changes from OF to ON, the data are incremented.				from OFF		
Range		□0000 to □15 b0000 to b07 09000 to 097 19000 to 197 29000 to 297 39000 to 397	776 776 776 776				Input (00002) Register (19000) (19001)	375 376 377 377	377 377		001 000	002	003 (OC 000 (OC
Cond	lition	Rising edge	of input	signal (	OFF to	ON)	Non-carry flag (07354)						
	Conten of D	ts Lower dig	its of re	sult			Error flag	OFF					
	Conten of D+1	ts Upper dig	its of re	sult			(07355) Carry flag			_			
After operation		Result (oct)	Zero 07357	Carry 07356	Error 07355	Non-carry 07354	1 (07356)			_			
	Flag	177777 →000000	1	1	0	0	(07357)			time, max	κ.		
		Other than above	0	0	0	1							

Note 1: Be sure to use even address for register D. Similarity instructions: F-63

# F-64<br/>DECDecrement counter (1 byte)<br/>(DECrement)

		-		-				
Sym	bol	F-64 DEC	D				(Examp	Instruction       F-64     S T R       00000     F -64
Func	tion	The contents are increment		egister I	D (binar	y data)	1	F-64         09000         F-64           D E C         09000         09000
Opera	ation	⟨D⟩−1→D						input condition 00000 changes from OFF
Range	e of D	□0000 to □15 b0000 to b07 09000 to 097 19000 to 197 29000 to 297 39000 to 397	77 77 77 77 77				to ON, the Input (00000) Register (09000)	e data are decremented.
Cond	ition	Rising edge c	of input s	signal (C	OFF to (	ON)	Non-carry flag (07354)	· · ·
	Contents D	<sup>of</sup> Result (b	inary co	ode)			Error flag (07355)	OFF 1 scan time, max. Valid until a flag affecting instruction is met in the program.
		Result (oct)	Zero 07357	Carry 07356	Error 07355	Non-carry 07354	Carry flag (07356)	
After operation	Flag	001 → 000	1	0	0	1	Zero flag	h
	Tiag	000 → 377	0	1	0	0	(07357)	
		Other than above	0	0	0	1	]	

Note 1: The contents of D are represented by a binary number, which can assume a number of 000 to 255 in the decimal notation or 000 to 377 (8) in the octal notation.

Similarity instructions: F-64w

F-64w
DEC

### Decrement counter (1 word) (DECrement)


Sym	bol	F-64w DEC	D				(Examp	le for use〕	Instruc S T R	tion 00002
Func		The binary co are decreme		of the re	gisters I	D, D+1		64w E C <sup>19000</sup>	F -64w	19000
Opera	ation	$\langle D, D+1 \rangle -$	1→D, D	+1						
Range	e of D	□0000 to □1! b0000 to b0 09000 to 09 19000 to 19 29000 to 29 39000 to 39	776 776 776 776 776					input condition 0000 e data are decrement	•	
Cond	lition	Rising edge o	of input	signal (C	OFF to C	DN)	(19000) (19001)	000 000 000 377	377 377	
	Contents D	of Lower dig	its of re	sult			Non-carry flag (07354)			
	Contents D+1	<sup>of</sup> Upper dig	its of re	sult			Error flag (07355)			
After operation		Result (octal)	Zero 07357	Carry 07356	Error 07355	Non-carry 07354	Carry flag (07356)			
operation	Flog	000001 →000000	1	0	0	1	Zero flag (07357)			
	Flag	000000 →177777	0	1	0	0	]	1 scan time, max.		
		Other than above	0	0	0	1				

Note 1: Be sure to use even address for register D. Similarity instructions: F-64w

F-70 FILE	Transfer "n" bytes block (FILE)	K	
Symbol	F-70 n S D	(Example for use)	Instruction S T R 04001
Function	"n" bytes data through the register S to the register $S+n-1$ are transferred in batch to the "n" bytes area beginning from the register D to $D+n-1$ .	04001       F-70   FILE 040 09000 ⊐0040	F-70 040 09000 ⊐0040
Operation	S, …S+n−1→D, …D+n−1	When the input condition 04001 to ON, 040 (8) bytes data (32 by	U U
Range of "n"	000 $\sim$ 377(8) (256 bytes for 000)	register 09000 to 09037 are tran the 32 bytes area of $\exists$ 0040 to	
Range of S	□0000 to □1577         @□0000 to @□1574           b0000 to b0777         @b0000 to @b0774           09000 to 09777         @09000 to @09774           19000 to 19777         @19000 to @19774           29000 to 29777         @29000 to @29774           39000 to 39777         @39000 to @39774		After operation
Range of D	□0000 to □1577         @□0000 to @□1574           b0000 to b0777         @b0000 to @b0774           09000 to 09777         @09000 to @09774           19000 to 19777         @19000 to @19774           29000 to 29777         @29000 to @29774           39000 to 39777         @39000 to @39774	09000 1 2	1 2 ⊐0040 4 5 ⊐0041
Condition	Rising edge of input signal (OFF to ON)		
After operation	$\begin{array}{c c} & Contents of \\ S, S+n-1 \end{array} & Unchanged \\ \hline Contents of \\ D \\ Contents of \\ D+1 \\ \vdots \\ Contents of \\ D+n-1 \end{array} & Contents of the register S+1 \\ \vdots \\ \hline Contents of \\ D+n-1 \end{array} & Contents of the register S+n-1 \\ \hline Flag & Unchanged \end{array}$	09037 9 9	999 ⊐0077

Note 1: F-70 can use indirect address for assigning S and D such as @¬0000 or @¬09000. For indirect address, see page 9 • 21 "Indirect address assignment."

Note 2: It would be possible to program "n", S, and D that the source may overwrite the destination.



Similarity instructions: F-00, F-00w, F-70w, F-74, F-74w

FILE	(FILE	E)							
Symbol	F-70w FILE	n S D	(Ex	ample for use)	STF		on )4000		
Function	register S-	data through the register S to the +2n-1 are transferred in batch to the area in the registers D to D+2n-1.			9000 19000	F -70	0	040 9000 9000	
Operation		…S+2n—1→ …D+2n—1		n the input cond		•			
Range of "n"	000 to	377 (8) (256 words for 000)	regist	to ON, 040 (8) words data (32 words in decimal) in registers 09000 to 09077 are transferred in batch					
Range of S	b0000 t 09000 t 19000 t 29000 t	to 11577       @ 10000 to @ 1574         to b0777       @ b0000 to @ b0774         to 09777       @ 09000 to @ 09774         to 19777       @ 19000 to @ 19774         to 29777       @ 29000 to @ 29774	The c	e 32 words area contents of regis ected.	sters, 0900	0 to 090	)77, r€	emain	
Range of D	⊐0000 t b0000 t 09000 t 19000 t 29000 t	to 39777         @39000 to @39774           to 31577         @30000 to @31574           to b0777         @b0000 to @b0774           to 09777         @09000 to @09774           to 19777         @19000 to @19774           to 29777         @29000 to @29774           to 39777         @39000 to @39774	09000	Before operation           5         6           7         8		After ope	6 8	19000 19001	
Condition	Rising e	edge of input signal (OFF to ON)	09002 09003	1 3 2 8		1	3 8	19002 19003	
Atter	Contents of S,S+2n-1 Contents of D, D+1	Contents of the register S						_	
After operation	D+2n-1	Contents of the register S+1 : Contents of the register S+2n-1	09076 09077	9 7 5 4	] [	9	7	19076 19077	
	Flag	Unchanged							

## F-70w Transfer "n" words block (FILE)

Note 1: F-70w can use indirect address for assigning S and D such as @\_10000 or @\_109000. For indirect address, see page 9 • 21 "Indirect address assignment."

Note 2: Be sure to use even addresses for registers S and D.

Similarity instructions: F-00, F-00w, F-70, F-74, F-74w

## F-71 Transfer octal constant block (1 byte) CONS (CONStant)


Symbol		(Example for use)	Instruction STR 04001 F-71
Function	An octal constant "n" is transferred in batch through the register D1 to the register D2.	04001 F-71 000 09000 09037	000 09000
Operation	n→D1,, D2		09037
Range of "n"	000 to 377 (8)	When the input condition 04001 to ON, the octal constant 000 is	-
Range of D1	⊐0000 to ⊐1577 b0000 to b0777 09000 to 09777	from registers 09000 to 09037.	
	19000 to 19777 29000 to 29777 39000 to 39777		After operation
Range of D2	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Condition	Rising edge of input signal (OFF to ON)		
After operation	Contents of D1 Contents of D1+1 : Contents of D2-1 Contents of D2		0 0 0 0 0 0 0 0 09037
	Flag Unchanged		

# Note 1: No operation takes place if $D_1$ or $D_2$ is programmed that may override (1) to (3), as shown below.

Block	Range
1	⊐0000 to ⊐1577
2	b0000 to b0777
3	09000 to 09777
	19000 to 19777
	29000 to 29777
	39000 to 39777

× —	F-71 CONS	010	⊐0070	09000	The end address of the block that contains 30070 is 31577.
$\circ$ —	F-71 CONS	100	19100	29500	Both D1 and D2 are stored in block $(3)$ .

Note 2: No operation takes place if the address D1 is greater than D2.



Similarity instructions: F-08, F-08w, F-71w


### F-71w Transfer octal constant block (1 word) CONS (CONStant)

Symbol	F-71w n D1 D2	(Example for use) Instruction S T R 04000 F -71w
Function	An octal constant "n" is transferred in batch in registers D1, D1+1, through D2, D2+1.	012345 09000 09036 09000 09036 09000
Operation	n→ (D <sub>1</sub> , D <sub>1</sub> +1), (D <sub>2</sub> , D <sub>2</sub> +1)	CONS <sup>012343</sup> 09000 09036 09036
Range of "n"	000000 to 177777 (8)	When the input condition 04000 changes from OFF
Range of D1	⊐0000 to ⊐1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776	to ON, the octal constant 012345 is transferred in batch from registers 09000, 09001 to 09036, 09037.
	39000 to 39776 ⊐0000 to ⊐1576	
Range of D2	b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	$\begin{array}{c} 09001 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $
Condition	Rising edge of input signal (OFF to ON)	09003 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 0 0 09002
After operation	D1, D1+1 D1+2, D1+3 : Constant "n" D2-2, D2+1 D2, D2+1	09037 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 0 0 09036
	Flag Unchanged	

Note 1: Be sure to use even addresses for registers D1 and D2.

Note 2: No operation takes place if D1 or D2 is programmed that may override ① to ③, as shown below.

Range
⊐0000 to ⊐1576
b0000 to b0776
09000 to 09776
19000 to 19776
29000 to 29776
39000 to 39776



Note 3: No operation takes place if the address  $D_1$  is greater than  $D_2$ .

F-71w CONS	050	09200	09000	D1(09200)>D2(09000)
---------------	-----	-------	-------	---------------------

Similarity instructions: F-08, F-08w, F-71

	F -	7	4
n	۱X	F	R

## Transfer "n" bytes

Symbol	-F-74 n S D	(Example for use) Instruction S T R 04000
Function	The contents of the register S are transferred to "n" bytes registers headed by the register D.	F-74 010 09013 19416 F-74 010 09013 19416
Operation	S→D, …D+n−1	When the input condition 04000 changes from OFF to ON, the contents of the register 09013 are
Range of "n"	000 to 377 (8) (256 bytes for 000)	transferred to a 010 (8) bytes registers headed by the register 19416.
Range of S	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	09013 1 0 0 1 0 0 1 0 + 1 0 0 1 0 0 1 0 19416
Range of D	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	010 (B) bytes
Condition	Rising edge of input signal (OFF to ON)	
	Contents of S Unchanged	
After operation	Contents of D Contents of D+1 E Contents of the register S Contents of D+1 -1	
	Flag Unchanged	

Similarity instructions: F-00, F-00w, F-70, F-70w, F-74w

## Transfer "n" words

F-74w nXFR

Symbol	-F-74w n S D	(Example for use) Instruction S T R 04000		
Function	The contents of the registers S, S+1 are transferred to "n" words registers headed by the registers D, D+1.	F-74w 010 09014 19416 09014 19416		
Operation	S, S+1→D, D+1…D+2n-2, D+2n-1	When the input condition 04000 changes from OFF to ON, the contents of the registers 09014 and 09015 are		
Range of "n"	000 to 377 (8) (256 words for 000)	transferred to a 010 (8) words registers headed by the registers 19416 and 19417.		
Range of S	☐0000 to ☐1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
Range of D	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	$010 (8) \text{ bytes} \longrightarrow \begin{array}{c} 6 & 7 & 8 & 9 \\ \hline 6 & 7 & 8 & 9 \\ \hline 6 & 7 & 8 & 9 \\ \hline 6 & 7 & 8 & 9 \\ \hline 6 & 7 & 8 & 9 \\ \hline 6 & 7 & 8 & 9 \\ \hline 6 & 7 & 8 & 9 \\ \hline 7 & 8 & 1 \\ \hline 7 & 8 & 1 \\ \hline 7 & 1 \\ \hline 7 & 1 \\ \hline 7 & 1 \\ 7 & 1 \\ 7 & 1 \\ 7 & 1 \\ 7 & 1 \\ 7 & 1 \\ 7 & 1 \\ 7 & 1 \\ 7 & 1 \\ 7 & 1 \\ 7$		
Condition	Rising edge of input signal (OFF to ON)	$\xrightarrow{} \begin{array}{ccccccccccccccccccccccccccccccccccc$		
	Contents of S, S+1 Unchanged			
After operation	Contents of D Contents of D+1 :	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
	$\begin{array}{c c} D+2n-2\\ D+2n-1 \end{array}$ Contents of the register S D+2n-1 Contents of the register S+1			
	Flag Unchanged			

Note 1: Be sure to use even addresses for registers S and D. Similarity instructions: F-00, F-00w, F-70, F-70w, F-74

F-80 IORF		efresh (1 byte) ReFresh)			
Symbol	F-8 IOF		(Example for use)	Instru S T R F -80	ction 04000
Function	Refreshes input/output port byte data assigned by D.		04000 F-80 IORF ⊐0000		⊐0000
Operation	Input port → D Output port → D		When input condition 04000 is ON, the JW10		
Range of D	⊐0000 to ⊐0077		refreshes one byte data of ⊐00	100.	
Condition	When the input signal is ON (not limited to an OFF to ON change)				
	Input port	Update of data memory			
After operation	Output port	Update of output state			
	Flag	Unchanged			

Note 1: This instruction can be used any number of times during program operation.

Note 2: The I/O port which is data refreshed with this instruction performs the data refresh operation also during an ordinary I/O processing of scan cycle.


F-81 IORF		efresh (1 bit) ReFresh)			
Symbol	F-8 IOF		(Example for use)	Instruction S T R 04000 F -81	
Function	Refreshe	es input/output port nth bit data I by D.	04000 F-81 IORF 1 ⊐0001	1 ⊐0001	
Operation	Input port → nth bit of D Output port → nth bit of D		When input condition 04000 is ON, the JW10		
Range of n	0 to 7		refreshes first bit (00011) data of ⊐0001.		
Range of D	⊐0000 to ⊐0077				
Condition	When the input signal is ON (not limited to an OFF to ON change)				
	Input port	Update of data memory			
After operation	Output port	Update of output state			
	Flag	Unchanged			

Note 1: This instruction can be used any number of times during program operation.

Note 2: The I/O port which is data refreshed with this instruction performs the data refresh operation also during an ordinary I/O processing of scan cycle.

F-90 REM	Remark (REMark)		
Symbol		<ul> <li>(Description)</li> <li>Symbols and comments for F-90 are registrered with "symbol/comment setting" by multipurpose</li> </ul>	
Function	When printing ladder chart and instruction words, executed printing line comment on the multipurpose programmer (JW-50PG etc.) and ladder software (JW-50SP/52SP/ 92SP).	<ul> <li>programmer or ladder software.</li> <li>(Symbol: 16 half characters, Comments: 28 half characters)</li> <li>When printing ladder chart, the multipurpose programmer or ladder chart prints symbol and comment contents. It does not print F-90</li> </ul>	
Operation	NOP (This instruction does not cause the PC to perform an operation)	instruction in this case. If @ is registered at first character of the symbol, it is paged and symbol comment contents are not	
Range of "n"	0000 to 3777 (8)	<ul> <li>printed.</li> <li>When printing instructions, the multipurpose</li> </ul>	
After operation	Data memory of flag etc. is unchanged.	programmer or ladder chart prints each of F-90 instruction and symbol/comment contents. Even if @ is registered at first character of the symbol contents, paging is not executed and the registered contents are printed.	


[Example for use]



(3) Ladder chart printing	(4) Instruction printing	
00000 00400 No.10 : Error processing 00100 00102 00401 00101 00101	STR         00000           OUT         00400           F-90[REM]         0010           No.10 : Error processing           STR         00100           OR         00101           AND         00102           OUT         00401	

F-140 LABL	Set label (LABeL)		
Symbol	-F-140 LABL LBn		
Function	Brar Brar	e destination for the F-141 (JMP) instruction. ch destination for the F-142 (CALL) instruction. ch destination for timer interrupt. ch destination for high-speed counter interrupt.	
Range of LBn	LB 000 to LB167 (8) LB170 LB171 LB172 LB173 to LB176 LB177	For F-141, F-142 For high-speed counter (mode 1) For high-speed counter (mode 1-2) For high-speed counter (mode 2) Reserved 10 ms timer interruption	
(Example for	Adrs       04000     00000       04000     00000       000002     00002       000002     00002       000002     00002       000002     00002       000002     00002       000002     00002       000002     00002       000002     00002       000002     00002       000002     00002       000002     00002       000002     00002       000002     000012       00012     00012       00013     00014       00014     00015	Instruction           S T R         00000           O R         00001           O U T         04000           F-140         execute the program. Therefore, the dat           F-140         is retained after execution of an F-140 ir           S T R         04000           F-00         09000           09001         09001           S T R         04000           F-140         EB002           L B002         EB002	a memory


Note 1: The same label number should not be used again within the program.



- Note 1: The contents of the data memory are not affected after execution of an F-141 instruction.
- Note 2: Execution may be done with F-41 (JCS) and F-42 (JCR) for the location indicated with an \* mark, the execution time may be saved if an F-141 (JMP) is used as it does not execute instruction down to F-140 (LABL).
- Note 3: Same number may be used for the label of an F-141 instruction at any time.
- Note 4: Because the control does not execute down to the jump address with an F-141 instruction, an F-40 (END) will be disregarded even if there is an F-40 before the jump address.
- Note 5: The jump address label (F-140) should be written in the program, in order to avoid malfunction that may occur if there is not a jump address.

Note 6: Though the same operation takes place for the program examples 1 and 2 that had been programmed using an F-140 (LABL) or F-141 (JMP), the F-00 (XFER) instruction may not be valid for the example 1. Operation wise, the F-141 is executed

and the control jumps to the destination specified by the F-141 instruction, when the contact 04000 (A contact) turns ON for both examples. And, the F-00 is executed when a next contact 04000 (B contact) is ON.




- Regarding the programming example 1, the F-141 is Regarding the programming example 2, the F-00 executed in the first cycle the contact 04000 (A contact) had turned ON and the control jumps to the destination specified by the F-141. For the next contact 04000 (B contact) has been ON after the jump was made, the F-00 is executed. However, the F-00 is not executed in the second cycle after the contact 04000 (A contact) has turned ON even if it is ON. Because the F-00 does not recognize the rising edge of the signal, as both contents of the accumulator before one scan cycle and the current contents of the accumulator is ON.
- after the jump is executed in the second cycle after the contact 04000 (A contact) has turned ON. This is because the level operation condition (F-47, F-48) is provided so as to execute the instruction after the jump at the time of ON.


#### Reference


The F-00 instruction compares the contents of the previous contents of the accumulator with the current contents and executes the program when a rising edge is recognized.

Therefore, it has to be programmed like the example 2 in order to execute the program at every operational cycle after a jump.





- Note 2: When a subroutine is called, instructions within the subroutine are set to level operation with an ON state of signal. Note 3: The following instructions may not be used within a
  - subroutine. TMR, CNT, F-30 (MCS), F-31 (MCR), F-40 (END), F-41 (JCS), F-42 (JCR), F-44 (⊣↑⊢), F-45 (⊣↓⊢), F-47 (ONLS), F-48 (ONLR)
- Note 4: Main program must be created first before subroutine is created and it must be affixed with an F-40 (END instruction) at the end address.
- Note 5: Nesting is not allowed for a subroutine.





- Note 1: The F-144 (FOR) must be used in conjunction with the F-145 (NEXT).
- Note 2: When the F-144 (FOR) is executed, instructions between the F-144 (FOR) and F-145 (NEXT) are set ON level active.
- Note 3: When the instruction is not execution, the contents of the data memory between the F-144 (FOR) and F-145 (NEXT) do not change.
- Note 4: Execution conditions of F-144 (FOR) cannot be commonly used with execution conditions of instruction after F-144 (FOR).
- Note 5: The follwing instructions cannot be inserted between F-144 (FOR) and F-145 (NEXT). TMR, CNT, F-30 (MCS), F-31 (MCR), F-40 (END), F-41 (JCS), F-42 (JCR), F-44 (|↑|-), F-45 (|↓|-), F-47 (ONLS), F-48 (ONLR), F-141 (JMP), F-144 (FOR), F-145 (NEXT)
- Note 6: Number of instruction between F-144 (FOR) and F-145 (NEXT) should be small as possible and consider operation time.
- Note 7: Double-length operation is possible for the F-10 instruction, but the operation flag of the instruction of B as following program will not affect the instruction of A.





# F-210<br/>ADDAdd register and register in binary (8 bits + 8 bits)<br/>(ADD)

r			
Sym	lod	-F-210 S1 S2 D	(Example for use) Instruction S T R 04001
Func	ction	The contents of the register S1 are added in binary with the contents of the register S2 and its result is stored in the register D.	04001         F-210         09000         09010         09020           ADD         09000         09010         09020         09020
Opera	ation	S1+S2→D	When the input condition 04001 changes from OFF to ON, the contents of the register 09000 and the
Range	e of S1	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	register 09010 are added in binary and stored in the register 09020. Before operation After operation
Range	e of S2	□0000 to □1577 00000 to 00777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
Range of D		□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	$ \begin{array}{c} 1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1 \\                              $
Cond	dition	Rising edge of input signal (OFF to ON)	09000 10110011
After operation	Conter of S1 Conter of S2 Conter of D	Unchanged	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	Flag	Result         Zero 07357         Carry 07356         Error 07356         Non-carry 07355           0         1         0         0         1           001 to 377 (8)         0         0         0         1           400 (8)         1         1         0         0           Above 401 (8)         0         1         0         0	

(Similarity instructions) F-210w, Fc210, Fc210w

### F-210w ADD

### Add register and register in binary (16 bits + 16 bits) (ADD)

		· ·		
Sym	lod	-F-210w S1 S2 D	(Example for use)	Instruction S T R 04001
Func	ction	The contents of the registers $S_1$ and $S_{1+1}$ are added in binary with the contents of the registers $S_2$ and $S_{2+1}$ and its results are stored in the registers D and D+1.	G4001 F-210w ADD 09000 09010 09020	F -210w 09000 09010 09020
Opera	ation	(S1, S1+1) + (S2, S1+1)→D, D+1	When the input condition 04001 of	
Range	e of S1	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	OFF to ON, the contents of the re 09001 are added in binary with th and 09011 and its results are sto 09020 and 09021.	ne registers 09010
Range	e of S2	□000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	09001 09 100001001010 +	000
Range	e of D	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	09011 09	010
Cond	dition	Rising edge of input signal (OFF to ON)	ļ	
	Contents S1, S1+1	<sup>of</sup> Unchanged	09021 09	1 1 1 0
After operation	Contents S2, S2+1	<sup>of</sup> Unchanged		
	Conter of D	Lower digits of result		
	Conter of D+1	Opper digits of result		
	Flag	Result         Zero 07357         Carry 07356         Error 07356         Non-carry 07356           0         1         0         0         1           00001 to 17777         0         0         0         1           200000         1         1         0         0         1           Above 200001         0         1         0         0         0		

Note 1: Be sure to use even addresses for registers  $S_1$ ,  $S_2$ , and D. Similarity instructions: F-210, Fc210, Fc210w

09000 09010 09020

# Fc210<br/>ADDAdd register and constant in binary (8 bits + 8 bits)<br/>(ADD)

-				
Sym	lod	Fc210 S1 n D	(Example for use)	Instruction S T R 04000 F c210
Function		Contents of the register S1 are added in binary with the contents of an octal constant "n" and result is stored in the register D.		09000 377 09020
Opera	ation	S1+n→D	When the input condition 04000	changes from
Range	of S1	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	OFF to ON, the contents of the r added in binary with the octal co result is stored in the register 09	instant 377 and its
Range	of "n"	000 to 377 (8)	Before operation	After operation
Range of D		□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	09000 1 0 1 0 1 0 1 0 + Octal constant 1 1 1 1 1 1 1 1 377	- 10101001 09020
Cond	lition	Rising edge of input signal (OFF to ON)	3//	
	Conten of S1	<sup>ts</sup> Unchanged		
After	Conten of D	<sup>ts</sup> Result		
operation	Flag	Result         Zero 07357         Carry 07356         Error 07356         Non 07355           0         1         0         0         1           001 to 377 (8)         0         0         0         1           400 (8)         1         1         0         0         0           Above 401 (8)         0         1         0         0         0		

Similarity instructions: F-210, F-210w, Fc210w

#### Add register and constant in binary (16 bits + 16 bits) Fc210w ADD (ADD) Fc210w Symbol S1 D [Example for use] n Instruction ADD STR 04000 Contents of the register S1 and S1+1 are added Fc210w 04000 Fc210w in binary with an octal constant "n" and its result Function 09000 are stored in the registers D and D+1. 123321 ╢ 0900012332109020 ADD 09020 (S1, S1+1)+n→D, D+1 Operation When the input condition 04000 changes from OFF to ⊐0000 to ⊐0006 ON, the contents of the registers 09000 and 09001 are b0000 to b0776 09000 to 09776 added in binary with the octal constant 123321 and its Range of S1 19000 to 19776 results are stored in the registers 09020 and 09021. 29000 to 29776 09001 09000 39000 to 39776 1 1 1 0 1 0 0 1 1 0 0 0 1 1 0 1 Range of "n" 000000 to 177777 (8) ⊐0000 to ⊐0006 +b0000 to b0776 09000 to 09776 Octal constant 123321 Range of D 19000 to 19776 29000 to 29776 39000 to 39776 0 1 0 0 1 1 0 1 1 0 1 0 0 0 1 1 2-1 ∖\_з\_⁄ ∖\_ 3\_⁄ `\_\_2\_∕ Condition Rising edge of input signal (OFF to ON) Contents Unchanged 09021 09020 of S, S1, Contents Lower digits of result 1001000001011110 of D Contents Upper digits of result of D+1 Zefo Carry Error Non-carr Result (8) After 07357 07356 07355 07354 operation 0 1 0 0 1 000001 to 177777 0 0 0 1 Flag

9

Note 1: Be sure to use even addresses for registers S1 and D. Similarity instrucitons: F210, F210w, Fc210

1

0

1

1

0

0

0

0

200000

Above 200001

## Subtract register from register in binary (8 bits - 8 bits) (SUBtract) F - 2 1 1 S U B

Sym	nbol	- F-211 SUB S1 S2 D	(Example for use) Instruction STR 01000	
Func	ction	Contents of the register S1 are subtracted by the contents of the register S2 in binary and its result is stored in the register D.	01000 F-211 SUB 19000 19001 19002 F-211 19000 19001 19002 19002	
Opera	ation	S1−S2→D	When the input condition 01000 changes from	
Range	of S1	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	OFF to ON, the contents of the register 19000 are subtracted by the contents of the register 19001 and its result is stored in the register 19002. Before operation After operation	
Range	of S2	□0000 to □1577 00000 to 00777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	19000 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	
Range of D		□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	$   \begin{array}{r}     10110101 \\     - 1010111 \\     1011110   \end{array} $	
Cond	lition	Rising edge of input signal (OFF to ON)	19000 0 0 1 0 1 1 0 1	
	Conter of S1	Unchanged	$- \qquad 0 \ 1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \$	
After operation	Conter of S2	Unchanged		
	Conter of D	Result	$\begin{array}{r} 101101 \\ - 10110100 \\ 101111001 \end{array}$	
	Flag	Result         Zero 07357         Carry 07356         Error 07355         Non-carry 07354           0         1         0         0         1           1 to 377 (8)         0         0         0         1           Negative value         0         1         0         0	(07356)	

Similarity insturctions: F-211w, Fc211, Fc211w

### F-211w SUB

# Subtract register from register in binary (16 bits - 16 bits) (SUBtract)

Symbol		-F-211w S1 S2 D	(Example for use) Instruction
			STR 01000 F-211
Function		Contents of the registers S1 and S1+1 are subtracted by the contents of the registers S2 and S2+1 in binary and its results are stored in the registers D and D+1.	01000         F-211w         19000         19002         19004         19002           SUB         19000         19002         19004         19004         19004
Oper	ation	$(S_1, S_{1+1}) \longrightarrow (S_2, S_{2+1}) \rightarrow D, D+1$	When the input condition 01000 changes from
Range of S1		□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	OFF to ON, the contents of the registers 19000 and 19001 are subtracted by the contents of the registers 19002 and 19003 and its results are stored in the registers 19004 and 19005.
Range	e of S2	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	
Range	e of D	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	<u>19003</u> <u>19002</u> 0 1 1 1 0 0 0 0 1 0 1 1 1 0 0 1
Conc	dition	Rising edge of input signal (OFF to ON)	
	Contents of S1, S1+1 Unchanged		19005 19004 0 0 1 1 0 0 0 0 1 0 0 0 1 0 0 1
After operation	Contents of S2, S2-		
	Conter of D	ts Lower digits of result	
	Conter of D+1	<sup>ts</sup> Upper digits of result	
	Flag	Result (8)         Zero 07357         Carry 07356         Error 07356         Non-carry 07356           0         1         0         0         1           1         to 177777 (8)         0         0         1           Negative value         0         1         0         0	7 - - -

Note 1: Be sure to use even addresses for registers S1, S2, and D. Similarity insturctions: F-211, Fc211, Fc211w

# Fc211<br/>SUBSubtract constant from register in binary (8 bits - 8 bits)<br/>(SUBtract)

Sym	ibol	- Fc211 SUB S1 n D	(Example for use) Instruction STR 04000
Function		Contents of the register S1 are subtracted by an octal constant "n" in binary and its result is stored in the register D.	04000         Fc211         19000         123         09000         123           SUB         19000         123         09000         09000
Opera	ation	S1−n→D	When the input condition 04000 changes from
Range	of S1	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	OFF to ON, the contents of the register 19000 are subtracted by the octal constant 123 in binary and its result is stored in the register 09000.
Range	of "n"	000 to 377 (8)	Before operation After operation
Range of D		□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	$\begin{array}{c} 19000 & 1 & 0 & 1 & 0 & 0 & 1 & 0 \\ & & & & & & \\ 0 & 1 & 0 & 0 & 1 & 1 & 1 \\ 0 & & & & & & \\ 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1 \\ 123 & & & & & & & \\ 123 & & & & & & & \\ 123 & & & & & & & \\ \end{array}$
Condition		Rising edge of input signal (OFF to ON)	
	Conten of S1	<sup>ts</sup> Unchanged	
After operation	Conten of D	Result	
	Flag	Result (8)         Zero 07357         Carry 07356         Error 07356         Non-carry 07356           0         1         0         0         1           1 to 377 (8)         0         0         1         0         1           Negative value         0         1         0         0         1	

Similarity insturctions: F-211, F-211w, Fc211w

### Fc211w SUB

# Subtract constant from register in binary (16 bits - 16 bits) (SUBtract)

Symbol		Fc211w S1 n D	(Example for use) Instruction STR 04000 Fc211w
Function		Contents of the registers S1 and S1+1 are subtracted by the octal constant "n" in binary and its results are stored in the registers D and D+1.	04000 Fc211w SUB 19000 123456 09000 SUB 19000 123456 09000 09000
Operation			When the input condition 04000 changes from
Range of S1		b0000 to b0776 1 09000 to 09776 a	DFF to ON, the contents of the registers 19000 and 19001 are subtracted by the octal constant 123456 and its results are stored in the registers 09000 and 09001.
Range of "n"		000000 to 177777 (8)	19001 19000
Range of D		□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	0 0 1 0 1 1 0 0 1 1 0 1 1 1 0 0  Octal constant 123456
Condition		Rising edge of input signal (OFF to ON)	$ \begin{array}{c} 1 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & $
	Contents S1, S1+1		
After operation	Conten of D	ts Lower digits of result	09001 09000
	Conten of D+1	Upper digits of result	10000101101110
	Flag	Result (8)         Zero 07357         Carry 07356         Error 07355         Non-carry 07354           0         1         0         0         1           1 to 177777 (8)         0         0         0         1           Negative value         0         1         0         0         1	

Note 1: Be sure to use even addresses for registers S1, and D. Similarity insturctions: F-211, F-211w, Fc211

#### F-212 WNDW

## Window comparator (between 1 byte register)

Sym	lod	-F-212 WNDW S1	S2	S3			(Example for use) Instruction STR 02000 F-212
Fund	ction	Contents of the compared and flags.					02000         F-212         30001         30002         30003         30002           WNDW         30001         30002         30003         30003         30003
Opera	ation	Compare res	sult→fla	ag			When the input condition 02000 changes from OFF to
Range	e of S1	□0000 to □15 b0000 to b07 09000 to 097 19000 to 197 29000 to 297 39000 to 397	77 77 77 77				ON, the contents of the register $\exists 0001$ are checked if $\exists 0001 < \exists 0002$ , $\exists 0002 \leq \exists 0001 \leq \exists 0003$ , and $\exists 0003 < \exists 0001$ , its results are stored in the carry flag (07356), zero flag (07357) and non-carry flag (07354). Operation takes place only when the condition is $\exists 0002 \leq \exists 0003$ .
Range	e of S2	□0000 to □15 b0000 to b07 09000 to 097 19000 to 197 29000 to 297 39000 to 397	77 77 77 77 77				Operation does not take place and the error flag (07355) is set active, if $\exists 0002 \geq \exists 0003$ . Input (02000) Register ( $\exists 0001$ ) 100 250 350 (OCT)
Range	e of S₃	□0000 to □15 b0000 to b07 09000 to 097 19000 to 197 29000 to 297 39000 to 397	77 77 77 77 77 77				(10002) 200 200 330 (OCT) (10003) 300 300 300 (OCT) Non-carry flag (07354) Error flag
Cond	dition	When the inp (not limited to				nge)	(07355)
	Conten of S1 Conten of S2	Unchange					Zero flag (07357)
After	Conten of S3	ts Unchange	d				Non-carry (07354)
operation	Flag	Contents of register $S1 < S2$ $S2 \leq S1 \leq S3$ $S3 < S1$ $S3 < S2$	Zero 07357 0 1 0 0	Carry 07356 1 0 0 0	Error 07355 0 0 0 1	Non-carry 07354 0 0 1 0	Zero (07357) Carry (07356) S1

Similarity insturctions: F-212w, Fc212, Fc212w

#### F-212w WNDW

## Window comparator (between 1 word registers)

Symbol	-	F-212w WNDW S1	S2	S3			(Example f	or use)		STR		ion 02000
Functior	n	Contents of th S2+1, S3, S3+ results are sto	l are co	mpared	and its		02000 F-212w WNDW	09000 0900	2 09004	F-21		09000 09002 09004
Operatio	n	Result→flag					When the inpu			•		
Range of	S1	□0000 to □157 b0000 to b077 09000 to 0977 19000 to 1977 29000 to 2977 39000 to 3977	6 6 6 6				ON, the word 09001, are ch 09002, 09003 09005, and 09 results are sto	ecked if 09 $\leq 09000, 0^{-1}$ $9004, 09005^{-1}$ pred in the c	000, 090 9001≦09 5<09000 arry flag	01<090 9000, 09 ), 09001 (07356)	02, 09 001≦ , and i	0003 and 09004, ts
Range of	S2	□0000 to □157 b0000 to b077 09000 to 0977 19000 to 1977 29000 to 2977 39000 to 3977	6 6 6 6				(07357) and r Operation tak 09004, 09005 error flag (073 09003.	es place on is establish	ly when ( ned and d	09002, 0 operatior	n stop	with the
Range of	S₃	□0000 to □157 b0000 to b077 09000 to 0977 19000 to 1977 29000 to 2977 39000 to 3977	6 6 6 6				Input (02000) Register (09000)	000	100 200	100 300	100 200	(Octal) (Octal)
Conditio	n	Rising edge o	f input s	ignal (C	OFF to (	ON)	(09002) (09003)	000 200	000 200	000 200	100 200	(Octal) (Octal)
S1,	ntents S1+1 ntents						(09004) (09005) Non-carry flag	000 300	000 300	000	000 200	(Octal) (Octal)
S2, 5 Con S3, 5	S2+1 ntents S3+1	Unchange					(07354) — Error flag (07355) — Carry flag				ուս	-
After operation F	-lag	$\frac{\text{Result}}{S1, \\ S1+1 < S2, \\ S2+1 \le S1+1 \le S3, \\ S2+1 \le S1+1 \le S3, \\ S2+1 \le S1+1 \le S3+1 \le S3+$	Zero 07357 0 1	Carry 07356 1 0	Error 07355 0 0	Non-carry 07354 0 0	(07356) — Zero flag (07357) —		∏∏∏  - ↓ an time			-
		S3, S1, S3+1 < S1+1 S3, S2, S3+1 < S2+1	0 0	0	0	1						

Note 1: Be sure to use even addresses for registers S1, S2 and S3. Similarity insturctions: F-212, Fc212, Fc212w

#### Window comparator (between 1 byte octal constants) Fc212 WNDW

Sym	Ibol	Fc212 WNDW S	5 <b>n</b> 1	n <sub>2</sub>			(E	xample fo	r use)
Func	tion	Contents of t with the octa results are st	l constar	040	Ec212	19000			
Opera	ation	Result→flag	9		When the input of ON, the contents				
Range	of S₁	□0000 to □15 b0000 to b07 09000 to 097 19000 to 197 29000 to 297 39000 to 397	777 777 777 777 777				its r	00<200, 2 esults are 357) and no	stored i on-carry
Range	e of n₁	000 to 377				Contents of 19000 150	Zero 07357 0		
Range	of n <sub>2</sub>	000 to 377	(8)			250 350	1 0		
Cond	lition	When the ir (not limited				nge)		No	n-carry
	Conter of S1	Unchang	ed					Ì	7354) Zero
After operation	Flag	Contents of register S1 <n1 n1≦S1≦n2 n2<s1< td=""><td>Zero 07357 0 1 0</td><td>Non-carry 07354 0 0 1</td><td colspan="3">- (07<u>357</u> - Carry - (07356)/</td></s1<></n1 	Zero 07357 0 1 0	Non-carry 07354 0 0 1	- (07 <u>357</u> - Carry - (07356)/				
		n2 <n1< td=""><td>0</td><td>0</td><td>1</td><td>0</td><td></td><td></td><td></td></n1<>	0	0	1	0			

ise) Instruction 04000 STR Fc212 19000 200 300 00 200 300

condition 04000 changes from OFF to of the register 19000 are checked if )≤19000≤300, and 300<19000, and ored in the carry flag (07356), zero flag carry flag (07354).

Contents	Zero	Carry	Error	Non-carry
of 19000	07357	07356	07355	07354
150	0	1	0	0
250	1	0	0	0
350	0	0	0	1
		٨		
	n-carry 7354)	$\bigwedge$	n	2

S1

Similarity insturctions: F-212, F-212w, Fc212w

#### Window comparator (between 1 word octal constants) Fc212w WNDW

Sym	Ibol	Fc212 WND		<b>n</b> 1	n2			(E	xample fo	r use)		STR	truction 04000
Fund	tion	Content compar n2 and i	ed wit	h the oc	ctal con	stants r	n and	040	Ec212w/	19000 0200	000 030000	Fc212	2w 19000 020000 030000
Opera	ation	Result	→flag									0	om OFF to 00 and 1900
Range	of S <sub>1</sub>	⊐0000 tr b0000 tr 09000 tr 19000 tr 29000 tr 39000 tr	o b077 o 0977 o 1977 o 2977	76 76 76 76				1900 resu	checked if 1 $01 \leq 030000$ Its are store 57) and not	), and 030 ed in the o	0000<19 carry flag	000, 190 (07356),	
Range	e of n₁	000000	) to 1	77777	(8)				Contents of 19000,19001	Zero 07357	Carry 07356	Error 07355	Non-carry 07354
									015000	0	1	0	0
Range	of n <sub>2</sub>	000000	) to 1	77777	(8)				025000	1	0	0	0
-									035000	0	0	0	1
Cond	lition	When t (not lin					ange)						
	Contents S1, S1+1	of Uncl	nange	∌d									
After operation		Conte	er	Zero 07357	Carry 07356	Error 07355	Non-carry 07354						
	Flag	S1, S1+ n1≤S1 S	1 <n1 S1+1≦n2</n1 	0	0	0	0						
		n2 <s1.< td=""><td></td><td>0</td><td>0</td><td>0</td><td>1</td><td></td><td></td><td></td><td></td><td></td><td></td></s1.<>		0	0	0	1						
		n2 <n1< td=""><td></td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td></td><td></td><td></td><td></td><td></td></n1<>		0	0	1	0	1					

Note 1: Be sure to use even addresses for register S1. Similarity insturctions: F-212, F-212w, Fc212

#### F-215 MUL

# Multiply register by register in binary (8 bits $\times$ 8 bits) (MULtiply)

Symbol		(Example for use) Instruction STR 04000
Function	The contents of the register S1 are multiplied by the contents of the register S2 in binary and its results are stored in the registers D and D+1.	04000         F-215         09000         09100         09200           MUL         09000         09100         09200         09200
Operation	S1×S2→D, D+1	When the input condition 04000 changes from OFF to
Range of S	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777	ON, the contents of 09000 are multiplied by the contents of the register 09100 in binary and its results are stored in the registers 09200 and 09201.
Range of S	□0000 to □1577 b0000 to b0777	09000 0 0 1 0 1 1 0 0 × 09100
Range of D	□0000 to □1576 b0000 to b0776	$ \begin{array}{c} 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 \\ & & & & & & & \\ 0 & 0 & 201 & 0 & 0 & 200 \\ \hline 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0$
Condition	Rising edge of input signal (OFF to ON)	
Cont of S	Unchanged	101100
Cont of S2	Unchanged	<u>X 11011</u> 101100 101100
After Cont operation of D	Lower digits of result	101100 101100
Cont of D-		10010100100
Fla	g Zero Carry Error Non-carry 07357 07356 07355 07354 0 0 0 0 0	

Similarity insturctions: F-215w, Fc215, Fc215w

# F-215w Multiply register by register in binary (16 bits $\times$ 16 bits) (MULtiply)

		_							
Symbo	bl	—F-215w MUL	S1 S2	D		(Example for use)	Instruction STR 04000 F-215		
Function	n	The contents of multiplied by the S2+1 in binary in the registers	ne contents and its res	of the regis	sters S2 and red	04000 F-215₩ MUL 09000 09100 09200	09000 09100 09200		
Operatio	on	(S1, S1+1)×	(S2, S2+1)	→D, D+1,	D+2, D+3	When the input condition 04000 ch	anges from OFF to		
Range of	S1	20000 to 21576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	; ; ;			ON, the 16 bits contents of the registers 09000 and 09001 are multiplied by the contents of the registers 09100 and 09101 in binary and its results are stored i the registers 09200 to 09203.			
Range of	S2	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776	; ; ;			09001 0900 0 0 1 0 1 1 1 0 0 1 1 0 X 09101 0910	0,1,0,0		
Range of	fD	□0000 to □1574 b0000 to b0774 09000 to 09774 19000 to 19774 29000 to 29774 39000 to 39774	↓ ↓ ↓				0 1 0 1		
Conditio	on	Rising edge	of input si	gnal (OFF	to ON)	09203 09202 0920 0 0 0 0 0 0 1 1 0 0 1 0 0 0 0 0 1 1 1 1			
	ntents , S1+1	<sup>of</sup> Unchang	ged						
S2,	ntents , S2+1	Unchang	ged						
of		Lower di	gits of re	sult					
operation of	D+1	Result							
of	ontent D+2	Result							
Co of	ontent D+1	Opper u	gits of re						
F	Flag	Zero 07357 0	Carry 07356 0	Error 07355 0	Non-carry 07354 0				

Note 1: Be sure to use even addresses for registers S1, S2, and D. Similarity insturctions: F-215, Fc215, Fc215w


#### Fc215 MUL

## Multiply register by constant in binary (8 bits imes 8 bits) (MULtiply)

Sym	npol		Fc215 MUL	S1	n	D		
Func	ction	the c	octal co	onstan	he regis t "n" in t register	oinary a	nd its	tiplied by results
Opera	ation	S1>	≺n→Ľ	), D+	1			
Range	of S1	b00 090 190 290	000 to 000 to 000 to 000 to 000 to 000 to	b077 0977 1977 2977	7 7 7 7			
Range	of "n"	000	) to 37	77 (8)				
Range	e of D	b00 090 190 290	000 to 000 to 000 to 000 to 000 to 000 to	b077 0977 1977 2977	6 6 6 6			
Cond	lition	Risi	ng ed	ge of	input s	ignal (	OFF	to ON)
	Conter of S1	- L	Jncha	ange	d			
After	Conter of D		owe	r digi	ts of re	esult		
operation	Conter of D+1	<sup>its</sup> l	••	r digi	ts of re			
	Flag		Zero 07357 0		Carry 07356 0	07	ror <u>355</u> )	Non-carry 07354 0

(Exar	nple fo	or use	]		Instru	ction
					STR Fc215	01000
01000	Fc215 MUL	09100	123	19000		09100 123 19000

When the input condition 01000 changes from OFF to ON, the contents of the register 09100 are multiplied by the octal constant 123 in binary and its results are stored in the registers 19000 and 19001.



9

Similarity insturctions: F-215, F-215w, Fc215w

#### 

Sym	lod	— Fc215w MUL S	Si n	D		(Example for use) Instruction STR 01000
Func	ction	The 16 bits co S1 +1 are mul- binary and its D, D+1, D+2 a	tiplied by an results are s	octal conte	nt "n" in	Fc215w 09100 MUL 09100 006430 19000 19000 19000
Opera	ation	$(S_1, S_1+1) \times$	(n→D, D+	+1, D+2, E	0+3	When the input condition 01000 changes from OFF to
Range	e of S1	□0000 to □15 b0000 to b00 09000 to 090 19000 to 190 29000 to 290 39000 to 390	776 776 776 776			ON, the 16 bits contents of the registers 09100 and 09101 are multiplied by the octal constant 006430 in binary and its results are stored in the registers 19000 to 19003.
Range	of "n"	000000 to <sup>-</sup>		)		09101 09100
Range	e of D	□0000 to □15 b0000 to b00 09000 to 090 19000 to 190 29000 to 290 39000 to 390	774 774 776 774			$ \begin{array}{c} \times \\ Octal constant 006430 \\ \hline 0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 0 \ 0 \ 0 \ 1 \ 1$
Cond	dition	Rising edge	of input sig	gnal (OFF i	to ON)	
	Contents of S1, S1		ged			,
	Conten of D	ts Lower di	gits of rea	sult		19003 19002 19001 19000
After	Conten	<sup>ts</sup> Result				000000000010010111001100010010000
operation	Conten of D+2	<sup>ts</sup> Result				
	Conten of D+3	Upper di	gits of re			
	Flag	Zero 07357 0	Carry 07356 0	Error 07355 0	Non-carry 07354 0	

Note 1: Be sure to use even addresses for registers S1 and D. Similarity insturctions: F-215, F-215w, Fc215

#### F-216 DIV

## Divide register by register in binary (8 bits $\div$ 8 bits) (DIVide)

		( /							
Symb	loc		S2 D			(Example for use)	Instruction STR 10000 F-216		
Funct	ion	The 8 bits contents divided by the 8 bits S <sub>2</sub> in binary and its register D and rema	s contents o quotient is s	f the regis stored in t	ster the	F-216 DIV 09000 09001 09002	09000 09001 09002		
Opera	tion	S1÷S2→D, D+	1			When the input condition 1000	-		
Range	of S1	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777				<ul> <li>OFF to ON, the contents of the register 09000 are divided by the contents of the register 09001 in binary and its quotient is stored in the registers are 09002 and remainder in the register 09003.</li> </ul>			
Range	of S2	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777				Before operation	After operation		
Range	of D	□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776				09000 1 1 0 0 0 1 1 1 Quotier	ut 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0		
Condit	tion	Rising edge of in	put signal (	OFF to	ON)	1	0 0 1		
	Conten	Unchanged				1 0 1 0 1) 1 1 0 0 0 	111		
	Conten of S2	Unchanged				10	1 1 1 0 <u>1 0 1</u> 0 1 0		
After C	Conten of D	Quotient		nged if th ts of the	ie		010		
	Conten of D+1	<sup>ts</sup> Remainder		rs, S2 is	000 (8).				
	Flag	000 (8)	ero Carry 357 07356 0 0	Error 07355 1 0	Non-carry 07354 0				

Similarity insturctions: F-216w, Fc216, Fc216w

## F-216w DIV DIV DIVide register by register in binary (15 bits ÷ 15 bits) (DIVide)

FunctionThe 15 bits contents of the registers S are divided by the 15 bits contents of S2 and S2+1 in binary and its quotient the registers D and D+1 and the rema registers D+2 and D+3.Operation $(S1, S1+1) \div (S2, S2+1)$ $\rightarrow D, D+1, D+2, D+3$	S1 and S1+1 the registers it is stored in ainder in the	When the input condition 10000 changes from OFF to
, , , , , , , , ,		ON, the 15 bits contents of the registers 19000 and
Range of S1 30000 to 31576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776		19001 are divided by the 15 bits contents of the registers 19002 and 19003 in binary and its quotient is stored in the registers 19004 and 19005 and the remainder in 19006 and 19007.
Range of S2		19001 19000 1 1 0 1 1 0 0 1 1 1 0 0 1 0 0
Range of D 39000 to 31574 b0000 to b0774 09000 to 09774 19000 to 19774 29000 to 29774 39000 to 39774		÷ 19003 19002 0 0 0 0 1 0 0 0 1 0 1 1 0 0
Condition Rising edge of input signal (OFF	to ON)	19005 19004
Contents of S1, S1+1 Unchanged		0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 Quotient
Contents of S2, S2+1 Contents of D quotient		19007 19006
After of D+1 quotient Upper digits of Unchanged contents of	of the	0 0 0 0 0 0 0 0 0 1 1 0 1 1 0 0 Remaider
Contents Lower digits of registers Si of D+2 remainder Si Contents Upper digits of		MSB (bit 7) of the registers 19001 and 19003 will be
of D+3 remainder		disregarded.
Flag O00000 (8) 0100000 (8) 0100000 (8) 0100000 (8) 01000000 (8) 01000000 (8) 010000000 (8) 0100000000000000000000000000000000000	rror Non-carry 355 07354 1 0 0	

Note 1: Be sure to use even addresses for registers S1, S2 and D.

Similarity instructions: F-216, Fc216, Fc216w

#### Fc216 DIV

## Divide register by constant in binary (8 bits $\div$ 8 bits) (DIVide)

Sym	nbol	Fc216 DIV S1 n	D			(Example for use)	Instruction
Func	ction	Contents of the register octal constant "n" in bin stored in the register D	ary and it	s quotie	nt is	02000 Fc216 DIV ⊐0000 123 09000	STR 02000 Fc216 ⊐0000 123 09000
		When the input condition 02000 o ON, the contents of the register	⊐0000 are divided by				
Range	of S1	□0000 to □1577 b0000 to b0777 09000 to 09777 19000 to 19777 29000 to 29777 39000 to 39777				the octal constant 123 and its qu register 09000 and the remainder i ⊐0	
Range	Range of "n" 000 to 377 (8)		1111111				
Range	□0000 to □1576           b0000 to b0776           09000 to b0776           19000 to 19776           29000 to 29776           39000 to 39776		- Octal cor 0 1 0 1 1 2	nstant 123			
Conc	lition	Rising edge of input	signal (C	OFF to	ON)		ļ
	Conten of S	<sup>ts</sup> Unchanged					000
	Conten of D	ts Quotient	Lincher	Unchanged if "n" =000.		Remainder — Quotient	
After operation	Conten of D+1	ts Remainder	Uncitar		1 =000.		
	Flag	Contents of S2Zero 07357000 (8)0Other than above0	Carry 07356 0	Error 07355 1 0	Non-carry 07354 0		

Similarity insturctions: F-216, F-216w, Fc216w

#### 

Sym	nbol	Fc216w DIV S1 n	D			(Example for use)	Instruction STR 02000 Fc216w
Func	Function Fun		octal cor s stored	nstant "n' in the reg	' in gisters	02000 Fc216w J0000 073064 09000	□0000 073064 09000
Opera	ation	(S1, S1+1) ÷ n→D	, D+1,	D+2, D	+3	When the input condition 02000 changes from OFF to ON, the 15 bits contents of the registers 0000 and 0	
Range of S1		□0000 to □1576 b0000 to b0776 09000 to 09776 19000 to 19776 29000 to 29776 39000 to 39776		0001 are divided by the octal constant 073064 in binary and its quotient is stored in the registers 09000 and 09001 and the remainder in 09002 and 09003.			
Range	of "n"	000000 to 077777 (8)		- 0001 = 0000 $1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1$			
Range	e of D	□0000 to □1574 b0000 to b0774 09000 to 09774 19000 to 19774 29000 to 29774 39000 to 39774					
Cond	lition	Rising edge of input	signal (OFF to ON)		ON)	$\begin{bmatrix} 0 \\ 1 \\ 1 \\ 1 \\ 0 \\ 7 \\ 3 \\ 0 \\ 6 \\ 4 \end{bmatrix}$	
	Contents S1, S1+1	<sup>of</sup> Unchanged				09001 09	000
	Conter of D	ts Lower digits of quotient					
	Conten of D+1	ts Upper digits of quotient	Un	change	d if	Quotient	
After operation	Conten of D+2	ts Lower digits of remainder	"n" =000000.		00.	09003 09002	
	Conten of D+3	ts Upper digits of remainder	1			0 0 0 0 1 0 0 1 1 1 0 0 Remainder	
	Flag	Octal constant "n"         Zero 07357           000000         Other than above         O	Carry 07356 0	Error 07355 1 0	Non-carry 07354 0	MSB of the register ⊐0001 will b	e disregarded.

Note 1: Be sure to use even addresses for registers  $S_1$  and D.

Similarity insturctions: F-216, F-216w, Fc216

### 9-4 Ladder design precautions

Since the programmable controller operates in the serial sequence, the ladder chart designed for the relay board may not be directly executed by the programmable controller. Also, it may not require the use of the relay board one-way control diode for the programmable controller, but it allows the use of unlimited number of auxiliary contact points.

Difference in ladder design between the relay board and the programmable controller should be well understood to comprise more effective ladder chart.


#### [1] Relay circuit that needs revision

Example 1:

(b)



The programmable controller can not execute the ladder chart (a) without revising it.




The part (b) can be executed with the program shown.

Figure below shows transition in the accumulator contents, when the program (b) is executed.


Instruction	Accumulator contents
STR 00000	00000 
OR 00001	Result of
AND 00002	Result of 00000 00002
OUT 00100	Result of

As the result represented by 0 or 1 is stored every time one programmable step is executed in the accumulator, execution up to AND 00002 deletes the result of  $\frac{1}{|C|}$  so that it could not be reflected on 00003. So, it has to be revised in the following was for a programmable controller ladder chart.



#### Example 2:


As current flows to 00002 from both 00000 and 00001 with the relay board ladder chart of (a), it does the action identical to the ladder chart that revised for the programmable controller program (b).



There is no concept applicable for the programmable controller that the current flows to one contact symbol from both lines as in 00002 of (a) above. Because execution takes place serial from the address 00000 to the END instruction for the programmable controller, it is not possible to go through the same contact symbol once again on the ladder chart.


Example 3:

On account of the one-way control diode D1 in the relay board circuit (a), the current does not flow from 00001 through 00002, but it performs the same action as the programmable controller ladder chart that revised for the programmable controller program (b).



It is not possible for the programmable controller to program the one-way control diode D1 as in (a).

Three examples given are often used for the relay board to permit use of the relay with less contacts and simple wiring. On the other hand, with the programmable controller, there is no need of paying attention for number of contacts used as it has the data memory that offers unlimited number of contacts. It is preferable to have the ladder chart designed for recognition at a glance.




#### [2] Input and output batch processing

- As already discussed in "8-1 Operational cycle," the JW10 performs data exchange between the data memory and the I/O port at every scan cycle.
- The I/O processing is scanned from a younger number first of relay number.
- ① For the input port, the ON/OFF state of the external contact connected to the input port is read into the data memory.
- ② For the output port, the ON/OFF state of the respective data memory is transferred to the output port.
- After completing the above operation to the all I/O module, it enters the user program execution.
- Because the programmable controller executed I/O processing in the batch mode, it will be necessary to pay attention to the following points designing the ladder.
- (1) As ON/OFF transition of the external contact is read into the data memory one at a time of every scan cycle during the I/O processing, a change in the ON/OFF state of the external device during that scan cycle may not affect the data memory contents (assigned to the input). Therefore, the "Input racing phenomenon" discussed in the following passage does not occur.
- (2) For the resultant ON/OFF state is written from the data memory to the output port once in each scan cycle of the I/O processing, the result is therefore sent to the output port during the I/O processing of a next scan cycle.

#### Input racing phenomenon

The following phenomenon may occur in the program controller that the input port ON/OFF state is read every time an instruction is executed.




The program that sets the coil C ON when the input B is ON and the coil D ON when the ) input B is OFF.

In the above program,  $C=\overline{D}$  should be established. But, assume now that B was ON (C=ON) when the state of the input B is read from the input port to the accumulator at step ①. If the state of the input B has changed to OFF before the operation at ③, B is handled OFF during the operation at ③. This will establish a contradiction that the coil D is ON, while both C and D are ON.

It may result in the trouble whose cause is unknown as malfunction may or may not be evoked depending on the input timing. However, such a problem may not occur with the batch I/O processing programmable controller.

#### [3] Influence by programmed sequence

The programmable controller performs operation in serial sequence from the top to the end of the program step, and the same operation is repeated (cyclic scan method).



#### (1) Swapping orders programmed


When the input 00000 turns ON for the program of (a), the outputs 00400 and 00401 turn ON in the same scan cycle, but 00401 turns ON with a delay of 1 scan cycle for with (b).

To use a coil auxiliary contact, consideration must be given when programming that "<u>a change in the</u> state of the auxiliary contact before the coil, comes effective in a next scan cycle that the change took place for the coil."

#### (2) Multiple use of the coil

If a 55<sub>(H)</sub> is stored in the register #055 in the system memory, multiple use of the coil (OUT instruction) will be possible. (The option is available in version 1.4 or later ROM code.)

If the same relay number is used more than once as a coil, the contents of data memory will change according to the program's contents. In this case, the JW10 will read the operation results of the program step that was written from data memory to the output section.



#### [4] Program check

- If there is any grammatical errors on a ladder program, "user program error 1" occurs due to selfdiagnosis function (error code: 24(H)) and the JW10 cannot start operation. (See page 8.8 "8-3 Self diagnosis".)
- Error detected program address can be seen in system memory #052 and #053. (See page 7.12).
- A support tool such as the hand-held programmer JW-13PG may be possible to check grammatical error on the ladder program. This function is referred to "program check."
- The table below shows error messages and their program check contents using the hand-held programmer JW-13PG. (See page appendix 15 for operation procedure of JW-13PG).

Error message	Error address	Cause	Hints for countermeasure
	Stack over occurred	STR (NOT) instruction was	Delete STR (NOT)
STACK OVER	address.	used too often.	instruction or insert AND
	audie55.		(OR) STR instruction.
	Stack under	Lack of STR (NOT)	Insert STR (NOT)
STACK UNDER	occurred address.	instruction or too much use	instruction or delete AND
		of AND (OR) STR instruction.	(OR) STR instruction.
	MCR error occurred	F-31 (MCR) is used on non-	Delete F-31 (MCR) or
MCR ERROR	address.	F-30 (MCS) program.	insert F-30 (MCS).
	F-41(JCS) double	Use of another F-41 (JCS)	Delete F-41 (JCS).
JCS ERROR	used address.	within the range of previous	
		F-41 (JCS).	
	JCR error occurred	F-42 (JCR) is used on non-F-	Delete F-42 (JCR) or
JCR ERROR	address.	41 (JCS) program.	insert F-41 (JCS).
	The same OUT	Used the same relay number	Change assigned relay
DOUBLE OUT	instruction detected	of OUT instruction twice.	number of OUT
	address.		instruction.
	The same TMR/	Used the same TMR/CNT	Change TMR/CNT
DOUBLE	CNT number double	number twice.	number.
NUMBER	used address.		
NO END ERROR	End address.	F-40 (END) instruction does	Write F-40 (END)
		not exist on the program.	instruction.
		F-47 (ONLS) is used in the	Deleted F-47 (ONLS).
LEVEL ERROR	Level error occurred	range of F-47 (ONLS).	
	address.	F-48 (ONLR) is used in the	Delete F-48 (ONLR) or
		non-F-47 (ONLS).	insert F-47 (ONLS).
	No label F-141	There is no label on jump	Insert F-140 (LABL).
NO LABEL	(JMP) or F-142	destination of F-141 (JMP) or	
	(CALL) address.	subroutine destination of F-	
		142 (CALL).	
DOUBLE LABEL	2nd same label	The same label number I is	Correct label number of
	detected address.	used as F-140 (LABL).	F-140 (LABL).
		F-144 (FOR) is used in the F-	Delete F-144 (FOR).
FOR/NEXT	FOR - NEXT error	144 (FOR) range.	
ERROR	occurred address	F-145 (NEXT) is used in the	Delete F-145 (NEXT) or
		non-F-144 (FOR) range.	insert F-144 (FOR).


Note 1 : If 55(H) is stored in the register #055 in the system memory, the JW10 can continue operation, even if it detects an error while checking the program.(The option is available in version 1.4 or later ROM code.)

However, we recommend setting register #055 to  $00_{(H)}$  which is "stop operation on error" because the JW10 may not operate as intended after an error is encountered.

## Chapter 10. System Design

## 10-1 System design procedure

The system design procedure is virtually as the same as those of the other conventional relay controllers. The following is an example of the system design procedure of the JW10.




## 10-2 Cautions on system design

A principle difference between a programmable controller (PC) and a conventional relay circuit is that a PC controls each operation cyclically (in series), whereas relay circuit controls it in parallel. Therefore, relay circuits limit the effect of an abnormal operation to a block.

However, <u>a PC allows abnormal operations of the whole system when an abnormal condition occur.</u> In order to create a fail-safe system, we recommend preparing independent external protective circuits for following functions, which may cause a breakdown of machine or injury to workers.

- · Emergency stop circuit,
- · Protection circuit,
- Operating circuit of high voltage device.

Also, be aware of the operation response time, as a PC operates using cyclic control.



## **10-3 Allocation of relay number**

- Relay numbers are allocated with sequential allocation taking 00000 and 00400 as top number for input relay and output relay, respectively.
- The below shows relay number allocation when the system is configured to maximum for each basic module.

	Input/output relay address (upper section: relay number, lower section: byte address)			
Basic module		Basic module	Expansion module (At maximum configuration)	
JW-1324K/1342K	Input relay	00000 to 00017 ⊐0000 to ⊐0001	Not connectable	
	Output relay	00400 to 00413 %1 	Not connectable	
JW-1424K/1442K	Input relay	00000 to 00027	00030 to 00067 ⊐0003 to ⊐0006	
	Output relay	00400 to 00417	00420 to 00457	
JW-1624K/1642K	Input relay	□0040 to □0041 00000 to 00043 ※2	⊐0042 to ⊐0045 00050 to 00107	
		□0000 to □0004 ※2 00400 to 00427	⊐0005 to ⊐0010 00430 to 00467	
	Output relay	⊐0040 to ⊐0042	⊐0043 to ⊐0046	


% 1 In case of JW-1324K/1342K, output relays 00414 to 00417 are dummy areas (auxiliary relay).
 % 2 In case of JW-1624K/1642K, input relays 00044 to 00047 are dummy areas (auxiliary relay).

	Configuration of module	Input/output relay address (upper section: relay number, lower section: byte address)			
	configuration of module		Basic module	Expansion module (1)	Expansion module (2)
-	JW-1424K JW-114S		00000 to 00027		
ple		Input relay	⊐0000 to ⊐0002		
Example		Outrast states	00400 to 00417	00420 to 00437	
ш	Basic module Expansion module (1)	Output relay	⊐0040 to ⊐0041	⊐0042 to ⊐0043	
$\sim$	JW-1624K JW-112N JW-1124NS	la avat valava	00000 to 00043	00050 to 00067	00070 to 00077
ple		Input relay	⊐0000 to ⊐0004	⊐0005 to ⊐0006	⊐0007
Example			00400 to 00427		00430 to 00437
Ш	Basic module Expansion Expansion module (1) module (2)	Output relay	⊐0040 to ⊐0042		⊐0043
e	JW-1624K JW-1324NS JW-1124NS		00000 to 00043	00050 to 00067	00070 to 00077
ple		Input relay	⊐0000 to ⊐0004	⊐0005 to ⊐0006	⊐0007
Example			00400 to 00427	00430 to 00447	00450 to 00457
Ш	Basic module Expansion Expansion module (1) module (2)	Output relay	⊐0040 to ⊐0042	⊐0043 to ⊐0044	⊐0045
4			00000 to 00043	00050 to 00067	00070 to 00107
ple		Input relay	⊐0000 to ⊐0004	⊐0005 to ⊐0006	⊐0007 to ⊐0010
Example			00400 to 00427	00430 to 00447	00450 to 00467
Ш	Basic module Expansion Expansion module (1) module (2)	Output relay	⊐0040 to ⊐0042	⊐0043 to ⊐0044	⊐0045 to ⊐0046

#### Allocation example of relay number

Note 1: Second and third digit figures of input and output relays can be marked using oil-based ink on the address writing column of the expansion module.

Note 2: Analog input module (JW-14AD) and analog output module (JW-12DA) are not occupied input/ output relays.



## **Chapter 11. ROM Operation**

### 11-1 ROM operation

- Basic modules JW-1424K, JW-1442K, JW-1624K, and 1642K are available with ROM operation. (JW-1324K/1342K are not available ROM operation.)
- The ROM operation is a method of operating the JW10 by the content of the ROM, by storing the system memory or user program in the ROM (EPROM, EEPROM), and transferring from ROM to RAM.
- Saving of a program and more in the ROM is available; as the contents of the ROM do not disappear.
- ROM operation is convenient for changing a program without using any support tool. (Such as in a case where there is no special maintenance man in local facility.)

#### (Such as in a case where there is no special

#### [1] Types of ROM

• Types of ROMs available the ROM operation are as follows (ROMs must be prepared by users.)

ROM type	Conditions of ROM	Recommended maker model
	27C512 Access time : Less than 200 ns	NM27C512Q (NS)
EPROM	Package : 28P DIP	M27C512-20F1 (SGS-THOMSON)
	28C256 Access time : Less than 200 ns	AT28C256 (ATMEL)
EEPROM	Package : 28P DIP	HN58C256P-20 (Hitachi)
	(Having 64 byte page write function.)	

#### [2] Registrable contents to ROM

• Areas that can be registered ROM is decided by setting value of system memory #255.

#255	Registrable contents to ROM
44(H)	Program memory, system memory (#200 to #377)
45(H)	Program memory, system memory (#200 to #377), data memory (39000 to 39777)

- Whenever turning ON the power, the JW10 enters operation mode.
- When the power is ON, the JW10 latches area starting from latched relay top address set by system memory (#230, #231).

#### [3] Data transfer from ROM to RAM and from RAM to ROM

• Data transfer from ROM to RAM is carried out when the power is input or by using a support tool.

Value of	ROM type	Data transfer from ROM to RAM			
#255 in ROM	Помптурс	When the power is input	Operation by support tool		
44(H), 45(H)	EPROM	Execute	Available		
	EEPROM	Execute	Available		
00(H)	EPROM	Not execute	Available		
	EEPROM	Not execute	Available		
Other than 00(H),	EPROM	Not execute	Not available		
44(H), 45(H)	EEPROM	Not execute	Not available		

- During transferring data from ROM to RAM, the JW10 executes sum check and verifies contents of ROM and RAM.
- The JW10 can transfer data from RAM to ROM in all areas to be used as ROM (same as the case of #255 = 45(H)) using a support tool only if an EEPROM is used.
- If an EPROM is used, the following two methods are available for data transfer.
  - Transfer programs etc. of the JW10 into a support tool such as multipurpose programmer JW-50PG. Then write them into the EPROM using a PROM writer's transfer function. (Details are on the next page.)
  - ② Transfer programs etc. of the JW10 into the EEPROM (data transfer from RAM to ROM). Then copy contents of the EEPROM into the EPROM using a PROM writer.

## 11-2 Writing into ROM

#### [1] Procedure when using EPROM

• Use the multipurpose programmer JW-50PG, ladder software JW-50SP/52SP/92SP, and PROM programmer to write program memory, system memory, and data memory into the EPROM.


Recommended	PROM	writers
-------------	------	---------

Manufacturer	Model
Ando Electric Corp.	AF-9703/9704
Minato Electronics Corp.	MODEL-1866A/1890A
Advantest Corp.	TR4943/4944A

- This section shows the writing procedure using the multipurpose programmer JW-50PG.
- For detailed operations of the multipurpose programmer and PROM programmer, see the instructions for their use.


Use the multipurpose programmer to create programs, system memory, and data memory to be contained in the ROM.


1 In case of storing the programs and other data resident in the JW10 in the ROM, transfer them to the multipurpose programmer.



Transfer the programs etc. from the multipurpose programmer to the PROM programmer.

4 Set the EPROM (27C512) onto the PROM programmer, and write the programs.







3


#### [2] Procedure when using EEPROM

- Use the multipurpose programmer JW-50PG, ladder software JW-50SP/52SP/92SP, and handheld programmer JW-13PG to write program memory, system memory and data memory into the EEPROM.
- For detailed operations of hand-held programmer and other device, see their instruction manuals for their use.





## 11-3 ROM operation procedure



Note

Be careful that if any EPROM or EEPROM in use contain old programs written in the system memory #255 = 44(H) or 45(H), powering OFF followed by powering ON will rewrite the contents of the RAM completely to the old programs in the EPROM/EEPROM.

## Chapter 12. How to Use the High-Speed Counter

## 12-1 High-speed counter

• The JW10 high-speed counter has two modes for different methods of counting signals.

Mode	Function
Mode 1	Single-phase rising pulse signal:2 pointsMaximum frequency:10 kHzCounter range:0 to 65535 (16-bit binary counter)If the count value becomes equal to the comparison value, the interrupt program(LB170/LB171) will be executed.
Mode 2	90-degree phase difference two-phase signal:1 pointMaximum frequency:10 kHzCounter range:0 to 65535 (16-bit binary counter)If the count value becomes equal to the comparison value, the interrupt program(LB172) will be performed.

• The mode is selected by the value stored in system memory #203.

Value of #203	Contents		
00(H)	High-speed counter is not used (00000 to 00003 are normal input)		
01(H)	Mode 1 (Single-phase rising pulse signal: 2 points)		
02(H)	Mode 2 (90-degree phase difference two-phase signal: 1 point)		

• When the high-speed counter is enabled, use input terminals 0 - 3 for the high-speed counter.

Mode		Signal name	Input terminal
	CH1	Input pulse signal	0
Mode 1		Preset signal	1
	CH2	Input pulse signal	2
		Preset signal	3
		Phase B input pulse signal	0
Mode 2		Phase A input pulse signal	1
		Phase Z (marker) signal	2
		HLS (home position limit switch) signal	3

• When the high-speed counter is enabled, use the following special relays, special registers and labels.

-		Mode 1		
		CH1	CH2	Mode 2
Current count value	Lower bits	⊐0740	⊐0750	⊐0760
(16 bits binary)	Upper bits	⊐0741	⊐0751	⊐0761
Count comparison value	Lower bits	⊐0742	⊐0752	⊐0762
(16 bits binary)	Upper bits	⊐0743	⊐0753	⊐0763
Preset value	Lower bits	⊐0744	⊐0754	⊐0764
(16 bits binary)	Upper bits	⊐0745	⊐0755	⊐0765
Count enable relay	07320	07324	07364	
Preset relay	07321	07325	07365	
Preset release relay	07322	07326	07366	
Preset status relay	07323	07327	07367	
Interrupt label	LB170	LB171	LB172	

## 12-2 Mode 1 (single-phase rising pulse input)

- Mode 1 counts single-phase rising pulses and it has two channel counters (CH1, CH2).
- The maximum frequency is 10 kHz, and the counter range is 0 to 65535 (16-bit binary counter).
- Select mode 1 by setting system memory address #203 to 01(H).

#### [1] CH1 operation


- Input the pulse signal to input terminal 0.
- · Counting continues while the count enable relay (07320) is ON.
- The count value is stored in the current count value register (10740, 10741).
- When the count value becomes equal to the comparison value (⊐0742, ⊐0743), subroutine LB170 will be executed.
- The counter can be preset by an external signal or an internal relay.

#### ① Preset by an external signal (preset signal)


- The preset signal is detected at input terminal 1.
- When the preset status relay (07323) is OFF, and if the preset signal turns ON from OFF, the current count value will be set to the preset value (10744, 10745).
- When preset is executed, the preset status relay (07323) will turn ON. When the preset release relay (07322) is turned ON, the preset status relay (07323) will turn OFF.

#### ② Preset by an internal relay (preset relay: 07321)

 When the preset relay (07321) turns ON from OFF, the current count value will be set to the preset value (10744, 10745).




Every time a scan cycle is executed, the count enable relay (07320), preset relay (07321), preset release relay (07322), preset status relay (07323), current value (⊐0740, ⊐0741), comparison value (⊐0742, ⊐0743), and preset value (⊐0744, ⊐0745) will be refreshed before the next round of input/output processing.




#### [2] CH2 operation

- The pulse signal is detected on input terminal 2.
- Counting continues while the count enable relay (07324) is ON.
- The count value is stored in the current count value register (a0750, a0751).
- When the count value becomes equal to the comparison value (⊐0752, ⊐0753), subroutine LB171 will be executed.
- The counter can be preset by an external signal or an internal relay.
- ① Preset by an external signal (preset signal)
  - The preset signal is detected at input terminal 3.
  - When the preset status relay (07327) is OFF, and if the preset signal turns ON from OFF, the current count value will be set to the preset value (⊐0754, ⊐0755).
  - When preset is executed, the preset status relay (07327) will turn ON.
     When the preset release relay (07326) is turned ON, the preset status relay (07327) will turn OFF.
- ② Preset by an internal relay (preset relay: 07325)
  - When the preset relay (07325) turns ON from OFF, the current count value will be set to the preset value (⊐0754, ⊐0755).
  - Every time a scan cycle is executed, the count enable relay (07324), preset relay (07325), preset release



relay (07326), preset status relay (07327), current value (⊐0750, ⊐0751), comparison value (⊐0752, ⊐0753), and preset value (⊐0754, ⊐0755) will be refreshed before the next round of input/ output processing.



## 12-3 Mode 2 (90-degree phase difference two-phase signal input)

- Mode 2 counts 90-degree phase difference two-phase signals and it has one channel.
- The maximum frequency is 10 kHz, and the counter range is 0 to 65535 (16-bit binary counter).
- Select mode 2 setting system memory address #203 to 02(H).
- Input phase A, phase B, phase Z, HLS (home position limit switch) on input terminal 1, input terminal 0, input terminal 2, and input terminal 3, respectively.
- Counting continues while the count enable relay (07330) is ON.
- The count value is stored in the current count value register (J0760, J0761).
- When the count value becomes equal to the comparison value (⊐0762, ⊐0763), subroutine LB172 will be executed.
- The counter can be preset by an external signal or an internal relay.

#### Preset by an external signal (Zphase signal or HLS signal)


- When the preset status relay (07333) is OFF and the HLS signal is ON, if the Z-phase signal turns ON from OFF, the current count value will be set to the preset value (⊐ 0764, ⊐0765).
- When preset is executed, the preset status relay (07333) will turn ON.
   When the preset release relay (07332) is turned ON, the preset status relay (07333) will turn OFF.

#### ② Preset by an internal relay (preset relay: 07331)

 When the preset relay (07331) turns ON from OFF, the current count value will be set to the preset value (⊐0764, ⊐0765).

High-speed counter processing section Comparison Comparison value register (⊐0762, ⊐0763) Interrup Interrupt label (LB172) Current value (30760, 30761) Phase A (1) Preset value Counter Phase B (0) (⊐0764, ⊐0765) Count e Count enable relay (07330) Preset £ Preset relay (07331) ᆈ reset status relay Q (07333) Phase Z (2)-CK F/F f HLS (3) Preset release relay (07332)


Every time a scan cycle is executed, the count enable relay (07330), preset relay (07331), preset release relay (07332), preset status relay (07333), current value (⊐0760, ⊐0761), comparison value (⊐0762, ⊐0763), and preset value (⊐0764, ⊐0765) will be refreshed before the next round of input/output processing.





#### Encoder connection examples


- The high-speed counter can be connected to open-collector outputs or voltage-output encoders.
- The high-speed counter cannot be connected to differential output encoders.


#### Example 1: An open collector type encoder













#### Note

- ★ If noise interferes with the encoder signals, miscounts are likely and the current counter value may be wrong. Pay special attention when wiring.
- Never run the motor output cable and the encoder cable in the same conduit.




- Use separate conduits to run the motor output and encoder cables from the connection box in the machine to the encoder. Never bundle them.
- Do not run the motor output cable and the encoder cable in parallel, even inside the control panel. They must never be in the same conduit.
- Do not run the encoder cable near device that generates noise. Never run the encoder cable in parallel with the wires of such device.
- Connect the encoder cable directly to the terminal block in the main module's control panel. If at all possible, do not connect it to the terminal strip in the control panel. If it must be connected to a terminal connection strip, keep the length of the exposed, unshielded wires as short as possible. Be sure to connect the shield from the cables on both sides. Keep this connection terminal away from any other connection terminals that generate noise.




- Do not use the encoder's DC power supply for any other device (excepting HLS). Do not connect the encoder's DC power supply GND to the GND of any other DC power supply.
- Connect the encoder cable shield to the FG terminals in the basic module or to the ground terminals in the control panel.

- ★ Do not make the wires leading to the HLS (home limit switch) unnecessarily long. If they become too long, use relays.
- In order to improve resistance to noise, use shielded twisted pair cables.
- Even when shielded twisted pair cables are used, do not run them in the same conduit as the motor output cable or any other PC control cables. Do not run them in parallel with other wiring.



- If an external power is used for the HLS input, install a connection terminal block in the control panel. Keep the connection terminal block away from the connection terminal block for PC I/O control wires.
- Install a surge absorber for the HLS contacts in parallel.

Since the origin signal (HLS) is installed on the machine side, the wiring may be quite long. In addition to that, the contacts of the origin signal are open when the encoder is not at the origin, so that the cable may function as an antenna and it may easily pick up electrical noise.




• Connect the HLS signal cable shield to the basic module's FG terminals or to the control panel's ground terminals.

Note

## **12-4 Application examples**

#### [1] An example of use on a wire cutter

#### (1) System configuration




- roller, which are captured by the JW10 high-speed counter.
- When the JW10 determines that the number of pulses counted equal the preset length, it sends instructions to cut to the cutter.


#### (2) System memory setting

#203 = 01(H) ... Mode 1 (single-phase rising pulse input)

(3) Operation flow




#### (4) Program



Note: The use of an interrupt program allows the motor to be stopped more quickly.


#### [2] An example of 2-point positioning of a single-axis table (1) System configuration




#### (2) System memory setting


#203 = 02(H) ... Mode 2 (90-degree phase difference two-phase signal input)

(3) Operation flow



#### (4) Program





# **Chapter 13. How to Use Communication Port**

# **13-1** Communication port

# [1] Function of communication port

- The JW10 has a communication port for using any of computer link, data link or remote I/O.
- Each function is determined by values set on system memory (#234).

#234	Communication mode
00(H)	Computer link mode
01(H)	Data link mode
02(H)	Remote I/O mode

#### (1) Computer link mode

- The JW10 can communicate to a host computer or an LCD control terminal. (The JW10 can receive host computer's commands and response to the host computer.)
- The JW10 can communicate even in stop mode or error mode. (Except communication functional failure.)

#### (2) Data link mode

- The JW10 (master) can communicate to the JW10 (salve). (Programless communication)
- Even one slave station of the JW10 is not connected, or is in stop mode or error, a master station of the JW10 communicates with other normal slave stations of JW10.


#### (3) Remote I/O mode

- The JW10 (master) can communicate to JW10 (slave) as remote I/O.
- If one slave station of JW10 is not connected or is error, the JW10 master station stops operation and communication with all the other slave stations.

# [2] Wiring

• Communication port of the JW10 is L1, L2, and SHLD terminals of the basic module.

(Lower terminals of JW-1624K)




- See "6-1 Precautions for wiring."
- Make sure to use our recommended shielded twist pair wires for communication lines. Recommended cable: S-IREV-SB  $2 \times 0.5$  (Hitachi Cable Ltd.)
- Note 1: FG terminal and SHLD terminal are not connected inside.
- Note 2: Connecting in relay shield of shield cables externally using 0.5 mm<sup>2</sup> sectional area or so twisted wires (shorter than 30 mm) offers easy wiring to terminals.

# 13-2 Computer link


# [1] Communication specifications

- A host computer can communicate with maximum 63 modules of JW10.
- With this communication, you can monitor operation, collect data, instruction operation, and change setting value of the connected JW10 modules in personal computer or the like.




Item	Specifications
Data transfer standard	EIA RS-422A or equivalent, Start-stop sychronous system
Transfer rate	38400, 19200, 9600, 4800, 2400, 1200, 600, 300 bits/s
Data style	Start bit : 1 bit
	Data length : 7, 8 bits
	Parity bit : 1 bit (odd, even, none)
	Stop bit : 1, 2 bits
Character used	ASCII, alphanumeric characters
Error check	Parity check, sum check
No. of stations connected	Max. 63 sets
Communication line	Shielded twisted pair cable. Cable total length: 1 km (party line connection)
	2-wire system

# [2] Wiring



Note 1: Do class-3 grounding for SHLD terminal. The operation without class-3 grounding may cause malfunction due to noise.

Note 2: Never branch a communication cable into more than 3 lines.



# [3] Setting system memory

• When using computer link mode, set system memory as follows.

#234	Communication mode	00(H): Computer link mode
#236	Transfer specifications	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
#237	Local number	001 to 077(8)


Note 1: Communication mode and station number are set on system memory. We recommend to mark these settings on a label and stick it on each case for easily readable the set contents.

[Example of label]

Computer link #001

## [4] Communication format

- When the JW10 receives "command" from a host computer, the JW10 executes processing in accordance with its command contents and sends "response" to the host computer.
- If an error occurs in the processing contents, the JW10 sends "error response."



#### (1) Identification symbol

ASCII character	ASCII code	Contents
:	3 <b>A</b> (H)	Header (indicates start of command or response)
?	3F(H)	Indicates "command"
#	23(H)	Indicates "response" at normal operation
%	25(H)	Indicates "error response"
CR	0D(H)	Termination symbol (indicates termination of command or response)

#### (2) AD(H), AD(L): Slave station number — ASCII character 00 to 77(8)


- Inside "command," set ID number of a JW10 slave station attempting to control with 00 to 77(8).
- Inside "response," set ID number 01 to 77(8) of a JW10 slave station which is attempted to transmit data to the host computer.
- When slave station number is assigned as "00" on writing command such as SRR (set and reset of relays) or WRG (writing to register), all the stations can be simultaneously controlled. This slave station number "00" is called "**global address**."
- For global address usable commands, see "kinds of command" on page 13 7.
- A "command" having global address is not given "response."
- If global address is assigned to a command which is not available global address, the JW10 does nothing. (It does not return response, either.)

#### (3) RI: Response time — ASCII character 0 to F(H)

- Set interval from processing of "command" contents from a host computer to transmitting "response."
- · Set this time in accordance with processing performance of the host computer.

RI(H)	Response time (ms)						
0	0	4	40	8	80	С	300
1	10	5	50	9	90	D	400
2	20	6	60	Α	100	Е	500
3	30	7	70	В	200	F	600

• Response time in actual use is total of the above setting time and waiting time of PC scan cycle. Ex.: Monitoring relay 02000 of PC01 (in case where scan cycle is 10 ms and response time is 40




- Note 1: For actual design, you may face the problem of how long a response time should be set. It is not as simply as using an optimum setting time which varies with type of the host computer, kind of programming language, and programming method. Therefore, we recommend to first set a rather long response time. Then, shorten it gradually by testing.
- Note 2: Number of processing bytes is restricted with some commands. Communication buffer is also restricted with the type of host computer used. Be careful for number of processing bytes.

#### (4) Sum check codes SC(H), SC(L)

- The communication port detects error using sum check as well as parity check in order to increase the reliability.
- The contents of the sum check are as follows:
  - (1) Add data from slave station No. (AD(H)) to the last data of the command contents or response contents (just before sum check code) that are summed up in ASCII code.
  - ② Convert the sum check code (2 digits hex.) to 8 bits data and add ① to the result. When the grand total is "00(H)" (disregarded figure up), the message is regarded as correct, when the grand total is not "00(H)," the message is regarded as an error.

Ex.: In case of setting relay 07030 of PC02 (0 as reset, 1 as set).



If sum check is not needed, set two @ (at sing : 40(H)) on SC(H) and SC(L) positions on the command line. The JW10 does not execute sum check.
 Even if this is set, the JW10 adds sum check code on response. You may make program to

Even if this is set, the JW10 adds sum check code on response. You may make program to ignore these codes at the host computer.

#### (5) EC(H), EC(L): Error code

• When an error occurs, the JW10 sends the following codes as error response.

Error code (EC(H), EC(L))	Contents
01	Format error.
02	Designated address is not TMR/CNT setting value.
05	Number of transfer bytes is not correct.
06	JW10 does not stop by HLT (stop PC processing).
07	Writing to JW10 memory is not executed correctly.
0A	Parity error.
0B	Framing error.
0C	Overrun error.
0D	Sum check error.
0E	Prohibit program memory write.
10	Not match write mode.
11	Not program area.
12	Tried to write in ROM.
1B	System memory error.
30	Password is not registered.
31	Secret function is not released.
32	Wrong password is input.
33	Password error (attempted to register characters other than alphabetical
	and numeric figures).

#### Note 1: In any of the following cases, the JW10 will do nothing and transmit no response.

1) Assigned slave station number in the command and own station number do not match.

2) If the JW10 cannot find " : " "? " or " $_{R}^{C}$ " in the command.

In order to recover from any of these errors, create a program to check by time out with the host computer.

#### (6) Contents of command and response

· See next item "[5] Description of command."

# [5] Description of command

#### (1) Kinds of command

• Commands are largely classified into read-out command, write command, and control command.

	Function	Command name	Global address	See page
	Relay monitor	MRL	×	13•9
and	Current value monitor of timer/counter	MTC	×	13•10
L L L	Register current value monitor	MRG	×	13•11
t co	Read out program memory	RPM	×	13•13
Read-out command	Read out system memory	RSM	×	13•15
lead	Read out date	MDY	$\times$	13•16
	Read out time	MTM	$\times$	13•17
	Set/reset relay	SRR	$\bigcirc$	13•9
	Set/reset timer/counter	SRT	$\bigcirc$	13•11
	Write in register	W R G	0	13•12
and	Write the same data in register	FRG	$\bigcirc$	13•12
L L L	Write in program memory	WPM	0	13•13
	Write in system memory	WSM	$\bigcirc$	13•15
Write command	Change setting value of timer/counter	СТС	$\bigcirc$	13•14
	Set date	S D Y	0	13•16
	Set time	STM	$\bigcirc$	13•17
	Correct, run, and stop clock	ACL	0	13•18
	Monitor operation conditions	MPC	X	13•18
	Stop PC operation	HLT	0	13•19
and	Restart PC operation	RUN	0	13•19
um nm	Read out write mode status	SWE	×	13•20
S	Set write mode	EWR	0	13•20
Control command	Turn back the message	тѕт	×	13•21
Cor	Release secret/password registration	PAS	$\bigcirc$	13•21
	Set secret function	SES	$\bigcirc$	13•22
	Check secret function	SEI	×	13•22

Note: For details of "global address" see page 13-4

#### (2) Write mode

- Write mode of JW10 is "mode 0" (write prohibited for all memories) at power ON. Prior to writing
  program from the host computer, change write mode to "mode 1" or "mode 2" using EWR
  command (setting of write mode). SWE command read out current status of writing mode.
- Set write mode to "mode 0" as much as possible, except when writing data into JW10.
- Each mode has restrictions as follow:

Mode 0	Write prohibited for all memories
Mode 1	Write enable only for data memory
Mode 2	Write enable for all memories

#### (3) Address expression system

• In each command, the setting value in the following table is set in the address module of communication format.

		Address (octal)	Setting value (octal)	Using command
Relay num	nber	00000 to 15777	00000 to 15777	MRL, SRR
Timer/cou	inter point of con-	T000 to T377	T0000 to T0377	MRL
tact numb	er	C000 to C377		
Timer/cou	nter number	000 to 377	0000 to 0377	MTC, SRT
Register a	ddress	⊐0000 to ⊐1577	A0000 to A1577	MRG, WRG, FRG
		b0000 to b0777	B0000 to B0777	
		09000 to 09777	09000 to 09777	
		19000 to 19777	19000 to 19777	
		29000 to 29777	29000 to 29777	
		39000 to 39777	39000 to 39777	
Program	JW-1324K/1342K	0000 to 2777	000000 to 002777	RPM, WPM, CTC
address	JW-1424K/1442K	0000 to 7777	000000 to 007777	
	JW-1624K/1642K	0000 to 7777	000000 to 007777	
System memory address		#000 to #377	0000 to 0377	RSM, WSM

Note: Set with octal notation regardless of setting value on system memory #115.

#### (4) Data expression system

- Data are expressed by hexadecimal. Program contents are also expressed by hexadecimal based on machine language.
- Contents of bit configuration of program memory is not available.

# [6] Description of each command

N	M R L	Relay monitor		
	nction	Monitor ON/OFF state of the designated relay.		
ation format	ommand	$\begin{array}{c c c c c c c c c c c c c c c c c c c $		
Communication	lesponse	$\begin{array}{c c c c c c c c c c c c c c c c c c c $		
F	Relay umber	00000 to 15777 T0000 to T0377 (Octal)		
	Data	1:ON 0:OFF		
	ecution ndition			
Ex	ample or use	Monitor auxiliary relay 04033 of PC01. (Response time: 40 ms)Command::01?4M R L0403347CStationResponseResponseRelaySum checkResponse::01#4M R L04033132CResponse::01#4M R L04033132CRelayNumberRelayON Sum checkImage: NumberRelayON Sum checkCode		

SRR	Set/reset relay
Function	Set/reset the relay.
tion format	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
Communication formation Command	$\begin{array}{c c} \cdot & \cdot & A & A \\ \hline \cdot & D & D & \# & R \\ \hline \cdot & \cdot & (H) & (L) & \# & I \\ \end{array} \\ \begin{array}{c c} R \\ F \\ \end{array} \\ \begin{array}{c c} R \\ R \end{array} \\ \end{array} \\ \begin{array}{c c} R \\ R \end{array} \\ \end{array} \\ \begin{array}{c c} R \\ R \end{array} \\ \begin{array}{c c} R \\ R \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c c} R \\ R \end{array} \\ \end{array} \\ \begin{array}{c c} R \\ R \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c c} R \\ R \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c c} R \\ R \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} $ \\ \end{array}  \\ \end{array}  \\ \end{array}  \\ \end{array}  \\ \end{array}  \\ \end{array} \\ \end{array}
Relay number	00000 to 15777 (Octal)
Data	1 : Set 0 : Reset
Execution	Write mode Mode 1, Mode 2
	PC operation state Stop, Run
	Reset auxiliary relay 07001 of PC03. (Response time: 40 ms)
Example for use	Command::03?4SRR0700100BCStation numberResponseRelay numberRelay numberSum check 

Note 1: Relays which are used for input relay, special relay, special register and link system (data link, remote I/O) cannot be set/reset.

МТС	Current value monitor of timer/counter		
Function	Read out current value of TMR/CNT number 1 to 2. Sequential read out current value of timer/counter up to 256.		
Command Log Command Response	$\cdot$ $A$ $A$ $P$ $P$ $R$ $M$ $T$ $C$ TMR/CNT $S$ $C$ <		
Response	·       ·       A		
TMR/CNT number	0000 to 0377 (Octal)		
Data	4 characters. See note 1 n: Max.256		
Attributed data	2 characters, 00: PC program is not in use 02: CNT 04: TMR		
Execution	Write mode Mode 0, Mode 1, Mode 2		
condition	PC operation state Stop, Run		
Example for use	Read out TMR/CNT current value 000 to 002 of PC 03. (Response time: 10 ms)Command::03?1MTC00002C7CStation numberResponse numberTMR/CNT number 1TMR/CNT number 2 $0$ 0002C7CResponseTMR/CNT number 2TMR/CNT number 1TMR/CNT number 1Station Response number 1TMR/CNT number 1TMR/CNT number 2TMR/00 number 2TMR/000 number 23200141304020259C		
	CNT 001 CNT 002 TMR CNT CNT Sum check current value 0032 current value 1314 code		

Note 1: Current value data of timer/counter is configured with two bytes as shown below:

		2nd byte				1st byte												
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0		
TMR000 to TMR277	0			0		_	0	10 <sup>2</sup>	10 <sup>2</sup> 10 <sup>1</sup>				10º			10-1		
	0		0	1	8	4	2	1	8	4	2	1	8	4	2	1		
TMR300 to TMR377	0	0	0 0		10 <sup>1</sup> 10 <sup>0</sup>			<b>10</b> -1				10 <sup>-2</sup>						
	0	0		1	8	4	2	1	8	4	2	1	8	4	2	1		
CNT000 to CNT377	0	0	0	10 <sup>3</sup>		1(	0 <sup>2</sup>			1	01			1(	<b>)</b> 0			
	0	U	0	1	8	4	2	1	8	4	2	1	8	4	2	1		


SRT	Set/reset timer/counter								
Function	Set timer/counter (time-up, count-up) or reset (return to setting value).								
Command Communication format Response	·     ·     A     A     P     P     I     S     R     T     TMR/CNT number     T     S     S     C     C       ·								
Response	$\begin{array}{c c} \cdot & \cdot & A & A \\ \hline \cdot & D & D \\ \cdot & \cdot & H \\ \end{array} \begin{array}{c} A & A \\ D & D \\ (H) \end{array} \# \begin{array}{c} R \\ I \\ I \end{array} S \begin{array}{c} R \\ I \\ I \end{array} T \begin{array}{c} TMR/CNT \\ number \\ H \\ I \\ I \\ I \\ I \\ I \\ I \end{array} S \begin{array}{c} S \\ C \\ C \\ I \\ I$								
TMR/CNT number	0000 to 0377 (Octal)								
Data	1: set 0: reset								
Execution condition	Write mode     Mode 1, Mode 2       PC operation state     Run								
Example for use	PC operation state       Run         Set TMR 002 of PC06. (Response time: 70 ms)         Command       ::       0       6       ?       7       S       R       T       0       0       2       1       3       8       C         Station number       Response time       TMR number       Sum check code       Sum check code       Sum check code         Response       ::       0       6       #       7       S       R       T       0       0       2       8       5       C         Response       ::       0       6       #       7       S       R       T       0       0       2       8       5       C         Response       ::       0       6       #       7       S       R       T       0       0       2       8       5       C         Image: Number       Station       Response       TMR number       Sum check code								

М	IRG	Register current value monitor						
Fun	Read out current value of register address 1 to 2. Sequential read out up to 512 bytes.							
tion format	ommand	$\begin{array}{c c c c c c c c c c c c c c c c c c c $						
Communication format	esponse	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						
Re addre	egister ss (Note1)	A0000 to A1577, 09000 to 09777, 29000 to 29777 B0000 to B0777, 19000 to 19777, 39000 to 39777 (Octal)						
D	Data 2 characters (hexadecimal) n: Max. 512							
	cution	Write mode Mode 1, Mode 2, Mode 3						
con	ndition	PC operation state Stop, Run						
	ample r use	Read the data (hexadecimal) 09000 to 09003 of PC06. (Response time : 100ms)Command:: $0$ $6$ ? $A$ $M$ $R$ $G$ $0$ $0$ $0$ $0$ $0$ $0$ $3$ $3$ $F$ $R$ StationResponseRegisterRegister $Register$ $Register$ $Sum check$ Response:: $0$ $6$ $\#$ $A$ $M$ $R$ $G$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ Response:: $0$ $6$ $\#$ $A$ $M$ $R$ $G$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $0$ $4$ $F$ $3$ $2$ $0$ $1$ $E$ $B$ $R$ $0$ <td< th=""></td<>						

Note 1: A0000 to A1577 and B0000 to B0777 indicate ¬0000 to ¬1577 and b0000 to b0777, repectively.

WRG	Write in register									
Function	Write required data from the register address 1 to 2. Sequentially writable up to 512 bytes.									
nication format	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $									
Response	$\begin{array}{c c c c c c c c c c c c c c c c c c c $									
Register address (note1)	A0000 to A1577, 09000 to09777, 29000 to 29777									
Data	2 characters (hexadecimal) n: Max. 512									
Execution condition	Write mode         Mode 1, Mode 2           PC operation state         Stop, Run									
Example for use	PC operation stateStop, RunWrite 14, 00, 32, 56 (hexadecimal) in $\exists 0400$ to $\exists 0403$ of PC30, respectively.(Response time: 30 ms)Command:: 3 0 ? 3 W R G A 0 4 0 0 Station Response number time $1 4 0 0 3 2 5 6 9 9 C R\exists 0401 \exists 0402 \exists 0403 sum check codeResponse:: 3 0 # 3 W R G A 0 4 0 0ResponseResponse:: 3 0 # 3 W R G A 0 4 0 0ResponseRegisterRegister:: 3 0 # 3 W R G A 0 4 0 0Response: 3 W R G A 0 4 0$									

Note 1: A0000 to A1577 and B0000 to B0777 indicate a0000 to a1577 and b0000 to b0777, repectively.



Note 1: A0000 to A1577 and B0000 to B0777 indicate ¬0000 to ¬1577 and b0000 to b0777, repectively.

F	RPM	Read out program memory								
FunctionRead out contents of the program address 1 to 2.This function can read sequentially up to 256 steps. It reads instruction as machine language, not a format of "STRXXXXX."										
tion format	command	·     ·     A     A     A     P     P     P     Program address 1     Program address 2     S     C     C								
Command       :       :       A       A       P       M       Program address 1       Program address 2       S       C       C         Response       :       :       :       A       A       P       M       Program address 1       Program address 2       Command 1       :       Command n       S       S       C       C         Response       :       :       :       A       A       P       M       Program address 1       Program address 2       Command 1       :       Command n       S       S       C       C										
	rogram ddress	000000 to 002777 [JW-1324K/1342K] 000000 to 007777 [JW-1424K/1442K, JW-1624K/1642K] (Octal)								
	Data	4 characters (hexadecimal) n: Max. 256								
	ecution ndition	Write mode     Mode 0, Mode 1, Mode 2       PC operation state     Stop, Run								
	kample or use	Read address 000000 to 000002 contents of PC01. (Response time: 10 ms)Command:: $0$ $1$ $R$ $P$ $M$ $0$								

Note 1: When you store program memory which is read by this command, be sure to store system memory with RSM command as well.

WPM	Write in program memory									
Function	Write instruction in the program address 1 to 2. This function can write sequentially up to 256 steps. It writes instruction as machine language, not a format of "STRXXXXX."									
Command Communication formation Response	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $									
Response	$\cdot$ $A$ $A$ $A$ $B$ $B$ $W$ $P$ $M$ $Program$ $C$									
Program address Data	000000 to 002777 [JW-1324K/1342K] 000000 to 007777 [JW-1424K/1442K, JW-1624K/1642K] (Octal)									
Execution condition	4 characters (hexadecimal)       n: Max. 256         Write mode       Mode 2         PC operation state       Stop by HLT command									
Example for use	IPC operation stateStop by HL1 commandWrite the below contents in address 000000 to 000002 of PC02. (Response time : 20 ms)Command:: $0 2 \\ Station \\ number?2 W P M 0 0 0 0 0 0 0 0 \\ Program address 1 \end{pmatrix}0 0 0 0 0 0 0 2 \\ Program address 2 \end{pmatrix}O00$									

Note 1: Prior to loading the program which was stored by this command, be sure to load system memory contents.

	стс	Change setting value of timer/counter								
F	unction	Change timer/counter setting value in the designated program address.								
Communication format	Command									
Communic	Response									
	Program address	000000 to 002777 [JW-1324K/1342K] 000000 to 007777 [JW-1424K/1442K, JW-1624K/1642K] (Octal)								
Se	tting value	0000 to 1999 (BCD)								
	xecution ondition	Write mode     Mode 2       PC operation state     Stop, Run								
1	Example for use	Change setting value of address 000024 to 0100 of PC04. (Response time: 20 ms)Command::04?2CTC000240106ACStation numberResponse numberProgram addressSetting valueSum check codeResponse::04#2CTC0002447CResponse::04#2CTC0002447CNumberResponse timeProgram addressSum check codeSum check codeSum checkSum check								

	RSM	Read out system memory					
F	unction	Read out contents of the system memory address 1 to 2. Sequential read up to 256 bytes.					
The property of							
Communic	Response	·       ·       A       A       A       B       B       B       B       B       System memory addres 1       Data 1       ·       ·       Data n       S C R       C R         ·					
1	System memory address	0000 to 0377 (Octal)					
	Data	2 characters (hexadecimal) n: Max. 512					
E	xecution	Write mode Mode 0, Mode 1, Mode 2					
	ondition	PC operation state Stop, Run					
		Read out data (hexadecimal) of system memory #201, #202 of PC10. (Response time : 20ms)					
		Command :: 1 0 ? 2 R S M 0 2 0 1 0 2 0 2 B 5 B					
	xample	Station Response System memory System memory Sum check					
	for use						
		Response       :       1       0       7       8       0       2       0       1       0       0       1 $K$					
		Station         Response         System memory         System memory         # 2 0 1         # 2 0 2         Sum check           number         time         address 1         address 2         code					

	WSM	Write in system memory								
	Function	Write data in the system memory address 1 to 2. Sequential write up to 256 bytes. (note 1)								
tion format	Command	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $								
Command       : </th										
	System memory address	0000 to 0377 (Octal)								
	Data	2 characters (hexadecimal)								
	Execution	Write mode Mode 2								
	condition	PC operation state Stop by HLT command								
		Write 01, 01 (both hexadecimal) in system memory #201, #202 of PC22. (Response time: 10 ms)								
	Example for use									
		Response:22#1WSM02010202CAAA<								

Note 1: Do not write in unreleased address in system memory address, or the PC may malfunction.

ſ	MDY	Read out date [JW-1424K, JW-1442K, JW-1624K ,and JW-1642K only]								
Fu	Inction	Read out date (year, month, date, and day) of clock.								
Communication format	Command	$\begin{array}{c c} \cdot & \cdot & A & A \\ \cdot & D & D & 2 \\ \cdot & \cdot & (H) & (L) \end{array} ? \begin{array}{c c} R & M & D & Y \end{array} \begin{pmatrix} S & S & C \\ C & C & C \\ (H) & (L) \end{array}$								
Communica	lesponse	·         ·								
	ar/month/	Year (BCD)         Month (BCD)         Day (BCD)         Day of the week (BCD)           costs on Lower 2digits of A.C.         out to do an to								
da	date/day	$\begin{array}{c c c c c c c c c c c c c c c c c c c $								
	ecution	Write mode Mode 0, Mode 1, Mode 2								
co	ondition	PC operation state Stop, Run								
		Read out date of PC06. (Response time: 20 ms)								
	Example for use	Command :: 0 6 ? 2 M D Y 3 F C Station Response Sum check code								
		Response         :         0         6         #         2         M         D         Y         9         6         0         4         2         5         0         4         B         D         C         R           Station number         Response time         April 25th, 1996 (Thu.)         Sum check code								

	SDY	Set date		[JW-1	424K, J	JW-144	2K, JW	-1624K	,and JV	V-1642	K only]
Fu	unction	Set date (year, month, o	date and day	) of clo	ck.						
Communication format	Command	• • A A • D D ? R • (H) (L) ? I S D	(I)     (I)     (I)       (I)     (I)     (I)       (I)     (I)     (I)	(T) Date	ADay CDay H) (T) (H)	S C C R					
Communica	Response	· · A A D D # R S D	Y C C C R (H) (L) R								
V.		Year (BCD) Mo	nth (BCD) Day	(BCD)				the week			
	'ear/month/ date/day	DO to 99 Lower 2digits of A.C. CExample: 96 as 1996	01 to 12 01	01 to 31	SUN 0 0	MON 0 1	TUE 02	WED 0 3	THU 04	FRI 0 5	SAT 0 6
	xecution	Write mode Mode1	, Mode 2								
C	ondition	PC operation state Stop, F	lun								
		Set date of PC07 as Fri	day, April 26	th, 199	6. (Resp	oonse ti	me: 30	ms)			
	xample or use	Command         :         0         7         ?         3         S         D         Y         9         6         0         4         2         6         0         5         9         7         R           Station number         Response time         April 26th, 1996 (Fri.)         Sum check code         Sum check									
		Response	Station Respondent		Y 5 3 Sum che code	C R eck					

	МТМ	Read out	time	[JW-1424	4K, JW-1442K, JW-1624K, and JW-1642K only]				
	Function	unction Read out time (hour, minute, second) of clock.							
Communication format	Command	· · A A D D ?	R M T M S S I (H) (L)	C R					
Communic	Response	• • A A D D H (H) (L) #	R M T M H		S C R				
Н	our/minute/	Hour (BCD)	Minute (BCD)	Second (BCD)					
	second	00 to 23	00 to 59	00 to 59					
	Execution	Write mode	Mode 0, Mode 1,	Mode 2					
	condition	PC operation state Stop, Run							
		Read out time of	of PC06. (Respo	nse time: 10 ms	s)				
	Example for use	Comm			3 C C R um check code				
		Resp	onse : 06 Station		0 8 3 0 3 0 2 A C R 8:30:30 AM Sum check code				

	sтм Set time		[JW-1424	K, JW-1442K, JW-1624K, and JW-1642K only]	
Function         Set time (hour, minute, second) of clock.					
tion format	Command	• • A A • D D ? • (H) (L)	S T M H	HMin. HMin. HSec. H 2 Sec.	C R
Communication format	Response	• • A A D D (H) (L) # F	R S T M S S (H) (L)	C R	
	lour/minute/ second	Hour (BCD)	Minute (BCD)	Second (BCD)	
		00 to 23	00 to 59	00 to 59	
	Execution condition	Write mode	Mode 1, Mode 2		
_		PC operation state	Stop, Run		
		Set 13:30:00 in	the clock of PC0	07. (Response ti	me: 20 ms)
	Example for use	Comm		? 2 S T M 1 Response time	3 3 0 0 0 0 D C 13:30:30 Sum check code
		Respo			5 0 C n check ode

ACL		Correct, run, and stop clock [JW-1424K, JW-1442K, JW-1624K, and JW-1642K only]		
F	unction	Correct time, run, and stop of clock.		
Communication format	Command	$\mathbf{nd} \boxed{\begin{array}{c} \cdot \\ \cdot $		
Communic	Response	・     ・       ・     ・		
	Data	00: Start clock       01: Stop clock       (BCD)         8:30 sec. correction       0 to 29 secBecomes "00" sec. without addition of 1 minute.         30 to 59 secBecomes "00" sec. with addition of 1 minute.		
	xecution	Write mode Mode 1, Mode 2		
C	ondition	PC operation state Stop, Run Stop clock of PC07. (Response time: 20 ms)		
	Example for use	Command::07?3ACL01F6CStation numberResponseStop timeStop clockSum check codeResponse::07#3ACL73RStation numberResponseSum check timeSum check 		

МРС	Monitor operational condition	
Function	Monitor PC is running or stops.	
formation formation formation formation formation formation for the second seco	•         •	
Command Command Response	・         ・         A D U U         #         R         R         C C U         C C U         C C U         C C U         C C U         C C U         C C U         <	
Data	0: Run 1: Stop by other optional device 2: Stop by HLT command	
Execution condition	Write mode         Mode 0, Mode 1, Mode 2           PC operation state         Stop, Run	
Example for use       Monitor operation state Stop, Run         Monitor operational condition of PC01. (Response time: 20 ms)         Image: Command image		

HLT	Stop PC operation	
Function	Stop PC operation.	
fion format	•         •	
Command Communication format Response	$\begin{array}{c c} \cdot & \cdot & A & A & D \\ \hline \cdot & \cdot & D & D & \# & I \\ \hline \cdot & \cdot & \cdot & \cdot \end{array} \begin{array}{c} A & A & D & \# & R \\ D & (H) & (L) & (L) \\ \hline \end{pmatrix} \begin{array}{c} H & I & L & T & C \\ \hline \end{pmatrix} \begin{array}{c} S & C & C \\ C & (L) \\ \hline \end{array}$	
Execution condition	Write mode     Mode 0, Mode 1, Mode 2       PC operation state     Stop, Run	
Example for use	Stop operation of PC03. (Response time: 10 ms) Command :: 0 3 ? 1 H L T 4 5 R Station Response Sum check code	
	Response :: 0 3 # 1 H L T 6 1 <sup>C</sup> <sub>R</sub> Station Response Sum check code	

Note 1: A PC which has been stopped by HLT command cannot start operation again by support tool such as JW-13PG.

RUN	Restart PC operation
Function	Release HLT (stop PC operation) command, restart PC operation.
Command Communication format Response	$\begin{array}{c c} \cdot & \cdot & A & A \\ \cdot & D & D & ? \\ \cdot & \cdot & H \\ \end{array} \begin{array}{c c} R & R & U & N \\ H \\ H \\ \end{array} \begin{array}{c} S & S & C \\ H \\ H \\ \end{array} \begin{array}{c} C \\ H \\ H \\ H \\ \end{array} \begin{array}{c} C \\ H \\ H \\ H \\ \end{array} \begin{array}{c} C \\ H \\ H \\ H \\ \end{array} \begin{array}{c} C \\ H \\$
Response	$\begin{array}{c c} \cdot & \cdot & A & A & B \\ \hline \cdot & \cdot & A & D & \# & R \\ \hline \cdot & \cdot & \cdot & H \end{array} \begin{pmatrix} A & A & B & R \\ D & B & H \end{pmatrix} \begin{pmatrix} R & R & U \\ I & I \end{pmatrix} \\ N & \begin{pmatrix} S & S & C \\ H \end{pmatrix} \begin{pmatrix} C & R \\ H \end{pmatrix} \end{pmatrix} \begin{pmatrix} C & R \\ H \end{pmatrix} \end{pmatrix} \begin{pmatrix} C & R \\ H \end{pmatrix} \begin{pmatrix} C & R \\ H \end{pmatrix} \begin{pmatrix} C & R \\ H \end{pmatrix} \end{pmatrix} \begin{pmatrix} C & R \\ H \end{pmatrix} \begin{pmatrix} C & R \\ H \end{pmatrix} \end{pmatrix} \begin{pmatrix} C & R \\ H \end{pmatrix} \begin{pmatrix} C & R \\ H \end{pmatrix} \end{pmatrix} \begin{pmatrix} C & R \\ H \end{pmatrix} \begin{pmatrix} C & R \\ H \end{pmatrix} \end{pmatrix} \begin{pmatrix}$
Execution	
condition	PC operation state Stop, Run
	Restart operation of PC03. (Response time: 10 ms)
Example for use	Command :: 0 3 ? 1 R U N 3 8 R Station Response Sum check code
	Response :: 0 3 # 1 R U N 5 4 C Station Response Sum check number time code

Note 1: RUN command restarts a PC which has been stopped by HLT command. When the PC has stopped by other causes such as set to program mode by JW-13PG, it cannot restart operation even RUN command is executed.

In these cases, response returns normally.

	SWE	Read out write mode status			
F	unction	Read out current write mode status.			
Communication format	Command	$\begin{array}{c c} \cdot & \cdot & A & A \\ \cdot & D & D & D \\ \cdot & \cdot & (H) & (L) \end{array} ? \begin{array}{c c} R & S & W & E \end{array} \begin{array}{c} S & S & C \\ C & (H) & (L) \end{array} R \end{array}$			
Communica	Response	$\begin{array}{c c} \cdot & \cdot & H \\ \hline \cdot & - \\ \hline \hline \hline \cdot & - \\ \hline \hline$			
	Data	0: Mode 0 Write prohibited for all memories 1: Mode 1 Write enable only for data memory 2: Mode 2 Write enable for all memories			
	xecution condition	Write mode         Mode 0, Mode 1, Mode 2           PC operation state         Stop, Run			
Example for use       Read out write mode status of PC06. (Response time: 10 ms)         Example for use       Command       :: 0 6 ? 1 S W E 3 B C R Station Response Sum check code         Response       :: 0 6 # 1 S W E 0 3 B C R Station Response time: 10 ms)					

Note 1: Be mode 0 (write prohibited), at power ON.

	EWR	Set write mode		
	Function			
ation format	Command	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
twop       Command $\cdot$ $\cdot$ $A \square \square \square$ $R = W R$ $R = S \square \square \square \square$ Response $\cdot$ $\cdot$ $A \square \square \square$ $R = W R$ $R \square \square \square \square \square$ $R = W R$ $R \square \square \square$		$\begin{array}{c c} \cdot & \cdot & A & A \\ \hline \cdot & \cdot & D \\ \cdot & \cdot & \cdot \end{array} \begin{array}{c} A & A & D \\ D & D \\ (H) \\ (H) \end{array} \begin{array}{c} H \\ H \end{array} \begin{array}{c} R \\ H \\ H \end{array} \begin{array}{c} S \\ C \\ H \\ H \end{array} \begin{array}{c} C \\ C \\ H \\ H \end{array} \begin{array}{c} C \\ C \\ R \end{array} \begin{array}{c} C \\ R \\ H \\ H \end{array} \begin{array}{c} C \\ C \\ R \\ H \\ H \end{array} \begin{array}{c} C \\ C \\ R \\ H \\ H \end{array} \begin{array}{c} C \\ C \\ R \\ H \\ H$		
0: Mode 0 Write prohibited for all memories1: Mode 1 Write enable only for data memory		0: Mode 0 Write prohibited for all memories		
	Execution condition	Write mode         Mode 1, Mode 2           PC operation state         Stop, Run		
	Example for use       Set write mode of PC22 to mode 2 (write allowed for all memories). (Response time: 40 m         Example for use       Command       :: 2 2 ? 4 E W R 2 0 9 C R Sum check code         Response       :: 2 2 # 4 E W R 5 7 C R Station Response time: 40 m         Response       :: 2 2 # 4 E W R 5 7 C R Station Response time: 40 m			

Note 1: In order to prevent inadvertent accident, set the mode to "mode 0" (write prohibited) while not writing data.

	тѕт	Turn back the message		
Function S		Send back the received command as it is.		
to one family	Command Response	$\begin{array}{c c} \cdot & \cdot & A & A & D \\ \hline \cdot & \cdot & D & D & ? & P & T & S & T & M_1 & \cdots & M_n & S & S & C & C \\ S & C & (L) &$		
	Response	$\begin{array}{c c} \cdot & \cdot & A & A & B \\ \hline \cdot & \cdot & D & D & \# & I \\ \hline \cdot & \cdot & H & U \\ \hline \end{array} \begin{array}{c} H & H & T & S & T & M_1 \\ \hline \end{array} \begin{array}{c} H & H & H & T & S \\ \hline \end{array} \begin{array}{c} H & H & H \\ \hline \end{array} \begin{array}{c} H & I \\ \hline \end{array} \begin{array}{c} H & H \\ \end{array} \begin{array}{c} H & H \\ \end{array} \end{array} \begin{array}{c} H & H \\ \end{array} \begin{array}{c} H & H \\ \end{array} \end{array} \begin{array}{c} H & H \\ \end{array} \begin{array}{c} H & H \\ \end{array} \end{array} $		
	Data	Message visible character strings (20H to 7EH of ASCII code) Max. 1024 characters		
	Execution condition	Write mode Mode 0, Mode 1, Mode 2		
		PC operation state Stop, Run		
	Example for use	Test sending and returning of a message toward PC01. (Response time: 50 ms)Command::01?5TSTTESTCOMANDF1CResponse $Response$ <td< th=""></td<>		

PAS	Release secret/password registration			
Function	Release secret function, register password.			
Command	• • A A • D D ? R • (H) (L) ? I	P A S T Password S S C C H (L) R		
Command Communication formation Response	· · · · · · · · · · · · · · · · · · ·			
Data	0: Release ···· Release the secret function. 1: Temporary registration · · · · Set before regular registration 2: Regular registration · · · · Set after temporary registration			
Pass word	Alphanumeric 4 ch	aracters		
Execution		Data = 0	Data = 1, 2	
condition	Write mode	Mode 0, Mode 1, Mode 2	Mode 2	
	PC operation state	Stop, Run	Stop by HLT command	
Example for use	Regularly register password 15AE to PC05. (Response time: 20 ms) Command :: 0 5 ? 2 P A S 2 1 5 A E 2 8 C Station Response time Sum check code registration			
	Respor			

Note 1: If secret function is set, the following commands cannot be used:

RPM, WPM, WSM, CTC, HLT, RUN, SES.

In addition, setting of secret function on the JW10 requires a support tool such as JW-13PG to set its password which is connected to the JW10.

	SES	Set secret function			
F	unction	Set secret function	on.		
Communication format	Command	• • A A • D D 7 R • (H) (L)	S E S Data C R C R		
Communic	Response	• • A A D B H R • • (H) (L) # R	S E S S C R		
	Data	1: Enable secret function ·····Enable secret function by the registered password. F: Delete ·····Delete registered password of JW10.			
	Execution condition		Data = 1	Data = F	
		Write mode	Mode 0, Mode 1, Mode 2	Mode 2	
		PC operation state	Stop, Run	Stop by HLT command	
		Enable secret function of PC07. (Response time: 10 ms)			
	Example for use	Command :: 0 7 ? 1 S E S 1 0 D C Station Response Sum check code Enable secret function			
		Response       ::       0       7       #       1       S       E       S       5       A       C         Station number       Response time       Sum check code			

Note 1: If secret function is set, the following commands cannot be used:

RPM, WPM, WSM, CTC, HLT, RUN, SES.


In addition, setting of secret function on the JW10 requires a support tool such as JW-13PG to set its password which is connected to the JW10.

	SEI	Check secret function		
	Function	Check secret function (enable/disable).		
to the second	Command Response	・ ・ ・ ・ ・		
	Response	・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・ ・		
	Data	0: Disable secret function 1: Enable secret function		
	Execution	Write mode Mode 0, Mode 1, Mode 2		
-	condition	PC operation state Stop, Run		
	Example for use	Check secret function (enable/disable) of PC03. (Response time: 30ms) Command :: 0 3 ? 3 S E I 4 A $\stackrel{C}{R}_{Sum check code}$ Response :: 0 3 # 3 S E I 1 3 5 $\stackrel{C}{R}_{Sum check code}$ Station Response :: 0 3 # 3 S E I 1 3 5 $\stackrel{C}{R}_{Sum check code}$		


# 13-3 Data link

## [1] Communication specifications

• Data link can communicate between one JW10 master station and maximum of seven JW10 slave stations.




• Data link area of master station and slave station are allocated as shown below.



Note: Data are transferred between master station and slave station. They cannot be transferred between slave stations.


ltem	Specifications
Data transfer standard	EIA RS-422A or equivalent
Transfer rate	76800, 38400 bits/s
No. of slave stations connected	Max. 7 sets
Link area	Master station: 1400 to 1557, slave station: 1400 to 1417
No. of link bytes per	Master station to slave station: 8 bytes
station	Slave station to master station: 8 bytes
Communication line	Shielded twisted pair cable. Party line connection. 2-wire system.
	Total length: 500 m (76800 bits/s), 1 km (38400 bits/s)

# [2] Wiring



Note 1: Do class-3 grounding for SHLD terminal. The operation without class-3 grounding may cause malfunction due to noise.

Note 2: Never branch a communication cable into more than 3 lines.



#### [3] Setting system memory

• When data link function is used, set the following system memory in master and slave stations.

#### (1) System memory of master station

#234	Communication mode	01(H): Data link mode *Note 1	
#235	No. of slave stations	001 to 007(D)	
#236	Transfer rate	00(H): 76800 bits/s, 01(H): 38400 bits/s *Note 2	
#237	Own station number	000(8)	

#### (2) System memory of slave station

#234	Communication mode	01(H): Data link mode *Note 1	
#236	Transfer rate	00(H): 76800 bits/s, 01(H): 38400 bits/s	*Note 2
#237	Own station number	001 to 007(8) *Note 3	


- \*Note 1 : To quit data link communication, set #234 as 00(H). (Computer link mode)
- \*Note 2 : Set identical communication speed for the master station and slave stations.
- \*Note 3 : Allocate slave station ID numbers for each with sequential numbers from 001.
- \*Note 4 : Communication mode and station number are set on system memory. We recommend to mark these settings on a label and stick it on each case for easily readable the set contents.

[Example of label] Data link #001

#### [4] Communication flag

- · Communication condition of a master station and each slave station can be confirmed by communication flag. (2) Communication flag of slave station
- (1) Communication flag of master station

Communi- cation flag	Contents	Communi- cation flag	
07340	While normally communicating with all slave stations: ON	07340	While normally communicating with the master station: ON
07341	While normally communicating with slave station 1: ON	07341	Not in use: OFF
07342	While normally communicating with slave station 2: ON	07342	Not in use: OFF
07343	While normally communicating with slave station 3: ON	07343	Not in use: OFF
07344	While normally communicating with slave station 4: ON	07344	Not in use: OFF
07345	While normally communicating with slave station 5: ON	07345	Not in use: OFF
07346	While normally communicating with slave station 6: ON	07346	Not in use: OFF
07347	While normally communicating with slave station 7: ON	07347	Not in use: OFF



#### [Example of communication flag state]

#### 1) In case of normal communication (Master station communicates to all save stations normally.)

Ma	aster sta	tion Sla	ave statio	on 1 Sla	ve statio	on 2 Sla	ve statio	on 3
07340	ON	07340	ON	07340	ON	07340	ON	
07341	ON	07341	OFF *	07341	OFF *	07341	OFF *	
07342	ON	07342	OFF *	07342	OFF *	07342	OFF *	
07343	ON	07343	OFF *	07343	OFF *	07343	OFF *	
07344	OFF *	07344	OFF *	07344	OFF *	07344	OFF *	
07345	OFF *	07345	OFF *	07345	OFF *	07345	OFF *	
07346	OFF *	07346	OFF *	07346	OFF *	07346	OFF *	
07347	OFF *	07347	OFF *	07347	OFF *	07347	OFF *	* Not in use

#### 2) When master station is error (Power OFF, disconnect, stop mode, module error)

Ma	aster sta	tion Sla	ave statio	on 1 Sla	ave statio	on 2 Sla	ave statio	n 3
07340	OFF	07340	OFF	07340	OFF	07340	OFF	
07341	OFF	07341	OFF *	07341	OFF *	07341	OFF *	
07342	OFF	07342	OFF *	07342	OFF *	07342	OFF *	
07343	OFF	07343	OFF *	07343	OFF *	07343	OFF *	
07344	OFF *	07344	OFF *	07344	OFF *	07344	OFF *	
07345	OFF *	07345	OFF *	07345	OFF *	07345	OFF *	
07346	OFF *	07346	OFF *	07346	OFF *	07346	OFF *	
07347	OFF *	07347	OFF *	07347	OFF *	07347	OFF *	* Not in use

#### 3) When slave station 1 is error (Power OFF, disconnect, stop mode, module error)

Ma	aster sta	tion Sla	ave statio	on 1 Sla	ave statio	on 2 Sla	ve static	on 3
07340	OFF	07340	OFF	07340	ON	07340	ON	
07341	OFF	07341	OFF *	07341	OFF *	07341	OFF *	
07342	ON	07342	OFF *	07342	OFF *	07342	OFF *	
07343	ON	07343	OFF *	07343	OFF *	07343	OFF *	
07344	OFF *	07344	OFF *	07344	OFF *	07344	OFF *	
07345	OFF *	07345	OFF *	07345	OFF *	07345	OFF *	
07346	OFF *	07346	OFF *	07346	OFF *	07346	OFF *	
07347	OFF *	07347	OFF *	07347	OFF *	07347	OFF *	* Not in use


Note : When slave station 1 has an error (such as power OFF, disconnection, stop mode, or module error), the master station continues communication with other normal slave stations. When slave station 1 recovers from error condition, the master station restart communication with slave station 1.

## [5] Communication timing and transmission time required

#### (1) Communication timing of master station

- The master station communicates with each slave station asynchronous with master station's scan cycle.
- The master station exchanges data for data link and refreshes communication flag with scan cycle after completion of communication with slave stations.

Scan time of the master station increases with the interval required for these procedures (approximately 0.2 ms).



 When an error occurs during communication between the master station and slave stations, the master station does not exchange data for data link with the error occurred slave station, and turns OFF this slave station's communication flag. However, the master station exchanges data with other normal slave stations.


Possible causes of errors are as follows:

- ① Occurrence of sum check error.
- ② Slave station is in stop mode or abnormal condition.
- ③ Slave station is not connected or there is disconnection of a cable.
- When the master station is in stop mode or is in abnormal condition, it does not communicate with any slave station.

#### (2) Communication timing of slave station

- A slave station communicates with the master station asynchronous with slave station's scan cycle.
- A slave station exchanges data for data link and refreshes communication flag with scan cycle after completion of communication with the master stations.

Scan time of a slave station increases with the interval required for these procedures (approximately 0.2 ms).



• When an error occurs during communication between the master station, the slave station does not exchange data for data link, and turns OFF its own communication flag.

Possible causes of errors are as follows:

- ① Occurrence of sum check error.
- ② Slave station is in stop mode or abnormal condition.
- 3 Master station is in stop mode or abnormal condition.
- ④ Slave station is not connected or there is disconnection of a cable.

#### (3) Transmission time required


 Interval that a data linked master station needs to communicate with all of slave stations "T" (one communication cycle time) is as follows:

Number of slave stations		800 bits/s 236 = 00(н))		8400 bits/s 236 = 01(H))
1	3.6 ms		7.6 ms	
2	7.2 ms		15.2 ms	
3	10.8 ms	$3.6 \times \text{number of}$ slave stations [ms]	22.8 ms	$7.6 \times \text{number of}$
4	14.4 ms		30.4 ms	slave stations [ms]
5	18.0 ms		38.0 ms	Slave Stations [ms]
6	21.6 ms		45.6 ms	
7	25.2 ms		53.2 ms	

#### (4) Communication delay time

• To receive data with data link, the following delays will occur.


a) Communication from master station to slave station



- T1: Delay on input port
- T2: Time until a PC detects input condition (maximum one scan time)
- T3: Operation time (one scan time) of data transmitting side PC (master station)
- T4: Time to complete transmitting operated result (maximum [one communication cycle time + one scan time]).
- T5: Time that data receiving side PC (slave station 1) completes writing received data onto PC's data memory (maximum one scan time)
- T6: Operation time of data receiving side PC (slave station 1) (one scan time)
- T7: Delay of output port

Total delay time = T1 + T2 + T3 + T4 + T5 + T6 + T7

#### b) Communication between slave stations (slave station→master station→slave station)




- T1: Delay on input port
- T2: Time until the PC detects input condition (maximum one scan time)
- T3: Operation time (one scan time) of slave station 01 (one scan time)
- T4: Time that slave station 1 takes to complete transmitting operation result (maximum [one communication cycle time + one scan time]).
- T5: Time that the master station takes to complete writing received data onto PC's data memory (maximum one scan time)
- T6: Operation time of the master station (one scan time)
- T7: Time that the master station takes to complete transmitting operated data (maximum [one communication cycle time + one scan time]).
- T8: Time that slave station 2 takes to complete writing received data onto PC's data memory (maximum one scan time)
- T9: Operation time of slave station 2 (one scan time)
- T10: Delay of output port

Total delay time = T1 + T2 + T3 + T4 + T5 + T6 + T7 + T8 + T9 + T10

# 13-4 Remote I/O

# [1] Communication specifications

 Remote I/O can communicate between one JW10 master station and maximum of four JW10 slave stations.




- Note: Use JW10 basic module for remote slave station. The expansion module, analog input module, and analog output module are not usable as remote slave station.
  - Remote I/O area of master station is allocated as follows:


Master relay num	ber	Slave station 1
01000 to 01043	3  ◀	Input: 36 points (0 to 43)
01400 to 01427	7	→Output: 24 points (400 to 427) Slave station 2
01100 to 01143	3 ◀-	Input: 36 points (0 to 43)
01500 to 01527	7	Output: 24 points (400 to 427) Slave station 3
01200 to 01243	3 ◀-	Input: 36 points (0 to 43)
01600 to 01627	7	Output: 24 points (400 to 427) Slave station 4
01300 to 01343	3 ◀-	Input: 36 points (0 to 43)
01700 to 01727	7	Output: 24 points (400 to 427)

Item		Specifications
Data transfer standard	EIA RS-422A o	r equivalent
Transfer rate	76800, 38400 b	its/s
No. of slave stations connected	Max. 4 sets	
Remote I/O area	Slave station 1	Input: 36 points (01000 to 01043) Output: 24 points (01400 to 01427)
(Allocation of master		Power error input (01047)
station)	Slave station 2	Input: 36 points (01100 to 01143) Output: 24 points (01500 to 01527)
		Power error input (01147)
	Slave station 3	Input: 36 points (01200 to 01243) Output: 24 points (01600 to 01627)
		Power error input (01247)
	Slave station 4	Input: 36 points (01300 to 01343) Output: 24 points (01700 to 01727)
		Power error input (01347)
Communication line	Shielded twiste	d pair cable. Party line connection. 2-wire system
	Total length: 50	0 m (76800 bits/s), 1 km (38400 bits/s)

# [2] Wiring



- Note 1: Do class-3 grounding for SHLD terminal. The operation without class-3 grounding may cause malfunction due to noise.
- Note 2: Never branch a communication cable into more than 3 lines.



## [3] Setting system memory

• When remote I/O is used, set the following system memory in master and slave stations.

#### (1) System memory of master station

#234	Communication mode	02(H): Remote I/O mode	(Note 1)
#235	No. of slave stations	001 to 004(D)	
#236	Transfer rate	00(H): 76800 bits/s, 01(H): 38400 bits/s	(Note 2)
#237	Own station number	000(8)	

#### (2) System memory of slave station

#234	Communication mode	02(H): Remote I/O mode			
#236	Transfer rate	00(H): 76800 bits/s, 01(H): 38400 bits/s (Note 2)			
#237	Own station number	001 to 004(8)	(Note 3)		
#206	Output status at er-	00(н): Reset (All of own outputs are OFF)			
	ror of own station	55(H): Hold the status just before error occurrence			

- Note 1 : To quit remote I/O communication, set #234 as 00(H). (Computer link mode)
- Note 2 : Set identical communication speed for the master station and slave stations.
- Note 3 : Allocate slave station ID numbers for each with sequential numbers from 001.
- Note 4 : Communication mode and station number are set on system memory. We recommend to mark these settings on a label and stick it on each case for easily readable the set contents.


[	Example of labe	IJ
	Data link	
	#001	

#### [4] Communication flag

 Communication condition of a master station and each slave station can be confirmed by communication flag of master station.

Communi- cation flag	Contents
07340	While normally communicating with all slave stations: ON
07341	While normally communicating with slave station 1 : ON
07342	While normally communicating with slave station 2: ON
07343	While normally communicating with slave station 3: ON
07344	While normally communicating with slave station 4: ON

### [Example of communication flag state]



1) In case of normal communication (Master station communicates to all save stations normally.)

Master station				
07340	ON			
07341	ON			
07342	ON			
07343	ON			
07344	OFF *	* Not in use		

2) When master station is error (Power OFF, disconect, stop mode, module error)

Master station				
07340	OFF			
07341	OFF			
07342	OFF			
07343	OFF			
07344	OFF *	* Not in use		

3) When slave station 1 is error (Power OFF, disconnect, stop mode, module error)

Master station				
07340	OFF			
07341	OFF			
07342	ON			
07343	ON			
07344	OFF *	* Not in use		

Note: If slave station 1 has an error (power OFF, not connected, or module error), the master station stops operation and communication with all the slave stations.

When slave station 1 recovers from error condition, the master station resumes operation and communication with all the slave stations.

## [5] Operation condition of remote I/O slave station

• The table below shows statue of remote I/O slave station at normal and error occurred condition.

Sustem condition		Indication lamp		Status of output port		Halt	Error cod #160 to			
Sys	System condition		_	ERR	СОММ	#206 = 00(H)	#206 = 55(H)	output	Master	Slave
		(green)	(green)	(red)	(green)	(set by slave station)	(set by slave station)	Note 1:	station	station
Nor- mal	Master station is operating (monitor, change mode)	ON ●	ON ●	OFF 〇	Blink	_	_	Close (ON)	_	_
	Master station has stopped operation (program mode)	ON ●	OFF O	ON ●	OFF O	OFF	Latch	Open (OFF)	_	53
	Master station error	ON ●	OFF O	ON ●	OFF O	OFF	Latch	Open (OFF)	Codes other than 53 and 22	53
	Slave station is not connected	ON ●	OFF O	ON ●	OFF 〇	OFF	Latch	Open (OFF)	53	53
Error *Note 3	*Note 2 Slave station error (except battery error)	ON ●	OFF O	ON ●	OFF O	OFF	Latch	Open (OFF)	53	*Note 3
	*Note 4 Slave station battery error	ON ●	ON ●	ON ●	Blink	_	_	Close (ON)	_	22
	Slave station power OFF	OFF 〇	OFF 〇	OFF 〇	OFF O	OFF	OFF	Open (OFF)	53	_

\*Note 1 : JW-1324K/1342K do not have halt output.

\*Note 2 : In case of CPU error or input/output error, status different from above may occur.

\*Note 3 : When slave station error occurs, its error code is stored into slave station's system memory #160 to #167 at power input of slave station.

Error codes of slave station are the same as error codes of master station . See "8-3 Self diagnosis" for details.

# \*Note 4 : A slave station battery error can be monitored with the slave station battery error flag on a remote I/O master station.

Slave station battery error flag	Contents	
01047	Slave station 1 battery error	The slave station battery error flag will be turned ON
01147	Slave station 2 battery error	in the a remote I/O area
01247	Slave station 3 battery error	input relay on the master
01347	Slave station 4 battery error	station when the battery
		voltage of any slave station

(ROM version : version 2.3 or later)

#### Notes

• When system memory of the JW10 is set to #234 = 02(H) and #237≠000(8), the JW10 functions as remote I/O slave station.

drops below 2.5V.


- In this case, the JW10 performs only I/O refresh and you can set system memory.
- Do not use halt output of slave station.

## [6] Communication timing and transmission time required

#### (1) Communication timing

• The master station communicates, exchanges remote I/O data, and refresh communication flag synchronous with master station's scan cycle.

Scan time of the master station increases with these intervals (one communication cycle time) only.



- When an error occurs during communication between the master station and slave stations, it stops remote I/O communication and PC operation, and enters into error condition. The master station also turns OFF communication flag of its own station and error occurred slave station. Possible causes of errors are as follows:
  - ① Occurrence of sum check error.
  - 2 Slave station is in stop mode or abnormal condition.
  - ③ Slave station is not connected or there is disconnection of a cable.
- When the master station is in stop mode or is in abnormal condition, it does not communicate with any slave station.


#### (2) Transmission time required

• Required interval time T for the remote I/O master station to communicate with all the slave stations (one communication cycle time) is as follows:

Number of slave stations	780	00 bits/sec. 36 = 00 <sub>(H)</sub> )	-	8400 bits/sec. 236 = 01(н))
1	3.8 ms		7.6 ms	
2	6.4 ms	1.2 + 2.6 $ imes$ number of	12.8 ms	]2.4 + 5.2 $ imes$ number of
3	9.0 ms	slave stations (ms)	18.0 ms	slave stations (ms)
4	11.6 ms		23.2 ms	

#### (3) Communiction delay time

• When receiving data with remote I/O, the following delay will occur.




- T1: Delay on input port (response time from OFF to ON)
- T2: Time until completion of writing data onto master station data memory (maximum one scan time)
- T3: Operation time (one scan time)
- T4: Time until completion of outputting operation result to output port (one scan time)
- T5: Delay of output port (response time from OFF to ON)

# Chapter 14 How to Use the MMI Port

# 14-1 MMI port

- The JW10 MMI port has two modes: PG mode and computer link mode.
- The mode is selected by the PG/COM signal voltage on the MMI port.


PG/COM signal	Mode
High (open)	PG mode
Low (GND)	Computer link mode



Pin no.	Signal name
1	5 V (Vcc)
2	RX
3	ТХ
4	PG/COM
5	GND
6	5 V (Vcc)
7	/RX
8	/TX
9	GND


#### (1) PG mode

- A support tool, like the JW-13PG, is connected to perform JW10 programming and monitoring.
- The support tool and the MMI port must be connected using a special connecting cable (JW-12KC).



#### (2) Computer link mode

- The JW10 can communicate to a host computer or an LCD control terminal. (The JW10 can receive host computer's commands and response to the host computer.)
- Even if the JW10 is stopped or something is wrong with it, communication is still possible. (With the exception of a problem in the communication facility itself)
- The functions are the same as those of a computer link through a communication port. However, when the communication port is used, it allows you to communicate with up to 63 JW10s. But, if the MMI port is used, the host computer can only be connected to one JW10.
- The MMI port computer link and various other functions (computer link, data link, remote I/O) from the communication port can be used simultaneously.



# 14-2 PG mode

- In the PG mode, a connection between various types of support tools and JW10 allows you to perform programming and monitoring.
- Pay attention to support tool models used because the JW10's functions may be limited, depending on the tool's version.

## [1] Types of support tools

#### (1) Models that allow you to use all of the JW10 functions

Part name	Model name	Summary
Hand-held program-	JW-13PG	• 16-character, 4-line, dot-matrix LCD display
mer	(with A, B mark)	<ul> <li>Instruction word program, monitor</li> </ul>
Multipurpose program-	JW-50PG	• 640 $ imes$ 480 dot LCD
mer	(Ver. 5.3 or later)	• One unit of 3.5" FDD, one unit of 2.5" HDD (256 MB)
		Ladder/instruction word program, monitor
Ladder software	JW-50SP	IBM-PC ladder software
	(Ver. 5.3I or later)	Comes with an RS232C/RS422 converter
		Ladder/instruction word program, monitor
	JW-52SP	<ul> <li>DOS/V personal computer ladder software</li> </ul>
	(Ver. 5.3 or later)	Comes with an RS232C/RS422 converter
		Ladder/instruction word program, monitor
	JW-92SP	PC-98 personal computer ladder software
	(Ver. 5.3 or later)	<ul> <li>Comes with a communication adapter</li> </ul>
		Ladder/instruction word program, monitor

 For more details about the operation methods of any model, see the instruction manual for a specific model.

#### (2) Models that allow you to use limited JW10 functions

Part name	Model name	Limited description
Hand-held program-	JW-2PG	Usable for the full range of JW20 functions.
mer	JW-11PG	The following JW10 functions and instructions (which
	JW-12PG	the JW20 does not have) cannot be used.
	JW-13PG	① TMR/CNT instruction specified by register
	(Without A, Bmark)	② F-80 (byte specified I/O refresh) instruction
		③ F-81 (bit specified I/O refresh) instruction
Ladder processor II	Z-100LP2F +	<ul> <li>Usable for the full range of JW20 functions.</li> </ul>
	Z-3LP2EM	The following JW10 functions and instructions (which
	(Ver. 5.2 or later)	the JW20 does not have) cannot be used.
Multipurpose program-	JW-50PG	① TMR/CNT instruction specified by register
mer	(Ver. 5.2 or earlier)	② F-80 (byte specified I/O refresh) instruction
Ladder software	JW-50SP	③ F-81 (bit specified I/O refresh) instruction
	(Ver. 5.2I or earlier)	Model setting: JW22CU
	JW-52SP	
	(Ver. 5.2 or earlier)	
	JW-92SP	
	(Ver. 5.2 or earlier)	


### Precautions for models with limited JW10 functions

• When using a model with limited JW10 functions, care should be taken to note the following restrictions.

Model name	Precautions
JW-2PG	Since the JW10 looks upon 7.5K words of the JW22's (JW-22CU)
JW-11PG	memory, pay attention to the following.
JW-12PG	① During programming, be sure to write the F-40 (END) instruction in the final
JW-13PG	program address (JW-1324K/1342K: 02777, JW-1424K/1442K/1624K/
(without A, Bmark)	1642K: 07777).
	<ul> <li>② If data addresses (49000, E0000, etc.) which the JW22 has but the JW10 does not have are included in the program, a memory error will occur, and no operation will be executed.</li> <li>③ The data memory which the JW22 has but the JW10 does not have will always</li> </ul>
	be read as 0. The current value of those addresses cannot be changed.
	When instructions are used (F-05, F-06, etc.) which the JW22 has but the JW10 does not have, UNDEFIND will be displayed. If the system is operated in this state, memory errors will occur, and no operation will be executed.
	(5) When the system is connected to the JW10, an error message will be dis-
	played, however, the contents of the error message may vary. (If an abnor-
	mality is encountered, check the contents of the error message using the
	error code found at system memory #160.)
	6 When all are initialized, ignore the shown on the right side of the LCD
	display.
	Note: In order to use the JW-2PG with the JW10, set the JW10 system memory #136 to 02(H).
	<ul> <li>Select the model type as 3.5K-words of JW22 (in the case of JW-1324K/</li> </ul>
Z-100LP2F + Z-3LP2EM	1342K), or 7.5K-words of JW22(in this case of JW-1424K/1442K/1642K).
(Ver. 5.2 or later)	Also, pay attention to the following.
· · · · · · · · · · · · · · · · · · ·	1 When a program is written by PC transfer to the JW10 module, be sure that
JW-50PG (Ver. 5.2 or earlier)	you have written an F-40 (END) instruction at the final program address (JW-1324K/1342K: 02777, JW-1424K/1442K/1624K/1642K: 07777).
JW-50SP (Ver. 5.2I or earlier)	② The timer/counter settings and the constants in the application instructions cannot be changed.
JW-52SP	③ If an instruction exists in the ladder software after the final program address
(Ver. 5.2 or earlier) JW-92SP	in the JW10, even though a program is written by PC transfer, it cannot be written to the JW10 module. Then, when the program is checked, a check
(Ver. 5.2 or earlier)	error will occur. However, it is not related to the JW10 module's operation. ④ When an instruction or data memory address which the JW10 does not
	have is written by PC transfer, a memory error will occur.
	(5) The data memory which the JW22 has but the JW10 does not have will always be read as 0. The current value of those addresses cannot be changed.
	6 It is not possible to read or write to the EEPROM.
	ROM which is written to using the PROM programmer transfer function cannot be used.
	③ A comment will be displayed in the system memory setting screen. Since it is a comment intended for the JW22, it may be different from the JW10 contents.
	9 Do not execute "the CU memory clear."

### [2] Support tool connections

 Connect support tools to the MMI port on the JW10 module using the PG connecting cable (JW-12KC).



### Procedure for connecting the PG connection cable (JW-12KC) and the JW10

- 1 Open the MMI port cover on the basic module.
- ② Connect the 9-pin connector of the JW-12KC cable to the MMI port on the basic module.
- ③ Secure it with the connector screws.

JW-50SP/52SP

### Communication specifications


Item	Specifications
Data transfer standard	EIA RS-422A or equivalent
Transfer rate	19200 bits/s

JW-1324K

JW-92SP








### PG connection cable (JW-12KC) specifications

### 1) External view



### 2) Wiring diagram

Support	tool side		JW10 (MN	II port side)
D-SUB 25 p	oins (female)		D-SUB 9 p	oins (male)
Signal name	Pin no.	Shielded wire (AWG28)	Signal name	Pin no.
RX	2		RX	2
/RX	15		/RX	7
ТХ	3		ТХ	3
/TX	16		/TX	8
GND	5		GND	5
GND	7		5V	1
5V	12		GND	9
5V	18		5V	6
GND	21		PG/COM	4
5V	25		(Pin numb	per 4 is not


(The other pins are not connected.)

(Pin number 4 is not connected.)

# 14-3 Computer link mode

### [1] Communication specifications


• The JW10 can communicate with a single host computer or a single LCD control terminal.



Item	Specifications			
Data transfer standard	EIA RS-422A or equivalent. Start-stop synchronous system			
Transfer rate	38400, 19200, 9600, 4800, 2400, 1200, 600, 300 bits/s			
Data style	Start bit : 1 bit			
	Data length : 7 or 8 bits			
	Parity bit : 1 bit (odd, even, none)			
	Stop bit : 1 or 2 bits			
Characters used	ASCII alphanumeric characters			
Error check	Parity check, sum check			
Number of stations connected	1 module [The station number is fixed at 001(8).]			
Communication line	Shielded twisted pair cable. Cable total length: 1 km			
	4-wire system			

### [2] Wiring

(1) When using an RS-232C/422 converter



(2) When connecting the JW10 to an LCD control terminal

See "Appendix-5. Connection with an LCD control terminal."

### [3] Setting system memory

• When using the computer link mode, use the following system memory settings.

#226	Transfer specifications	D7       D6       D5       D4       D3       D2       D1       D0         0 <td< th=""></td<>				
#227	Setting com- puter link station number for MMI port	<ul> <li>Set own station's number of the MMI port into 001(8).</li> <li>As the MMI port connection is only available as 1 vs 1, station number of own station should only be "001(8)."</li> <li>Initial value is 000(8).</li> </ul>				

### [4] Communication requirements

- They are the same as for the computer link on the communication port. See "13-2 Computer link."
- Note 1: Since only one-by-one connection is applied, the AD(H) and AD(L) (slave station address) in the communication format must be "01."

# Chapter.15 Analog input/output module

# 15-1 Outline

### [1] JW-14AD

- The analog input module JW-14AD converts an external analog input signal (voltage/current) to 11-bit/12-bit binary data.
- 4 channels can be input.

### [2] JW-12DA


- The analog output module JW-12DA converts a 11-bit/12-bit binary data to an external analog output signal (voltage/current).
- $\cdot$  2 channels can be output.

### Notes

★When you use JW-14AD/JW-12DA, please use the JW10 basic module(JW-1424K/1442K/1624K/ 1642K) of which version is 2.0 or more.

- ★A JW-14AD and a JW-12DA can be connected to above mentioned basic module respectively.
- ★External power supply (24VDC) is required.
- ★Set system memory for analog modules. (JW-14AD at #210,#211, JW-12DA at #212)
- ★ The analog modules occupy special I/O register (JW-14AD at ⊐0200 to ⊐0207, JW-12DA at ⊐0240 to ⊐0243), but input/output relays are not occupied.

★ The offset and gain adjustment of analog modules (JW-14AD/JW-12DA) are adjusted at shipping and no need to adjust at customer's side. When overall adjustment considered wiring resistance is required, adjust them at external circuit.




15


One expansion cable JW-104EC(40cm) can be used at one system. For others, use the cable (4cm) attached each expansion/analog input/analog output modules.

# 15-2 Name and function of each part

[1] Analog input module (JW-14AD)




### [2] Analog output module (JW-12DA)



: Green LED is turned on when internal 5VDC is supplied normally.

### 15-3 Wiring

- Separate signal lines and power line of the module from high voltage lines and power lines as far as possible. Do not run signal lines and power lines in parallel with high voltage or power lines.
- (2) M3 terminal screws are applied for either of terminal screws.Use crimp-style terminals equiva lent to JIS standard 1.25-3, and securely fix with tightening torque 4 to 8 kgf-cm.





(3) Use the shieled twisted pair when wiring to the each terminal.

Use the cable given below or its equivalent for the shielded twisted pair cable.

HITACHI cable : CO-SPEV-SB (A) 0.5mm<sup>2</sup>

### [1] JW-14AD







### Notes

- · Keep the wire from the shield as short as possible (30mm or less).
- Connect shield line to SHLD terminal and flame ground (FG) using twisted wire of apx. 1.25mm<sup>2</sup> via SHLD terminal.
- Use this module dedicated constant-voltage supply or 24VDC power supply of basic module for the 24VDC input power supply.
- Short the I terminal and V terminal for current input.

### [2] JW-12DA



- Keep the wire from the shield as short as possible (30mm or less).
- Connect shield line to SHLD terminal and flame ground (FG) using twisted wire of apx. 1.25mm<sup>2</sup> via SHLD terminal.
- Use this module dedicated constant-voltage supply or 24VDC power supply of basic module for the 24VDC input power supply.
- If the input impedance of the external device is high, the effect of AC induction becomes larger for voltage inputs.
   In this case, connect a load resistor of about 1k ohm across the input terminals of the external device.
  - Ext • The maximum load resistance of the current output is 500 ohm. If the sum of the input resistance of the external device and the line resistance exceeds 500 ohm, the linear accuracy of the output current deteriorates.
- If the 0V terminals of external devices are connected, a circuit will form through the outputs for CH1 and CH2.
   If the external devices are affected as a result, either provide a commercially available isolating amplifier for one channel.



terminal\_block

# 15-4 How to use JW-14AD

### [1] Operation mode

Select one of the below three modes by setting system memory #210.

#210	(HEX)	Operation	Analo	g input	Digital value				
Set value	Initial value	mode	Voltage input	<b>Current input</b>	Digital value				
01		Mode 1	0 to10VDC	_	0 to 4000 (12 bits binary)				
02		Mode 2	0 to 5VDC	0 to 20mADC	0 to 2000 (11 bits binary )				
03		Mode 3	1 to 5VDC	0 to 2000 (11 bits binary)					
00	0	JW-14AD	JW-14AD does not work. (can not convert analog to digital)						

Note : JW-14AD has 4 channels, but above setting is applied 4 channels all.

### [2] Allocation of data memory

The converted digital data from analog data are stored at special register for JW-14AD.


Channel	Spe	cial ı	egis	ter fo	or JV	V-14	AD		
Channel	Byte address	D7	D6	D5	D4	D3	D2	D1	D0
CH1	⊐0200	2 <sup>7</sup>	2 <sup>6</sup>	<b>2</b> <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2º
СП	⊐0201	0	0	0	0	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>
CH2	⊐0202	<b>2</b> <sup>7</sup>	2 <sup>6</sup>	<b>2</b> <sup>5</sup>	<b>2</b> <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2º
	⊐0203	0	0	0	0	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>
СНЗ	⊐0204	<b>2</b> <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	<b>2</b> <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>
CIIS	⊐0205	0	0	0	0	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>
CH4	⊐0206	2 <sup>7</sup>	2 <sup>6</sup>	<b>2</b> ⁵	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2º
014	⊐0207	0	0	0	0	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>

The stored data is binary value, but you can handle them as decimal data by adding each bit's weight

as	as blow shown. (0 to 4095)											
	211	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	27	<b>2</b> <sup>6</sup>	<b>2</b> <sup>5</sup>	<b>2</b> <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	21	2°
	2048	1024	512	256	128	64	32	16	8	4	2	1

JW-14AD does not occupy I/O relay area (00000 to 00777).

(Example)




Allocation of input/output relay number

	Input relay	Output relay
JW-1424K	00000 to 00027	00400 to 00417
JW-14AD	_	_
JW-1124NS	00030 to 00037	00420 to 00427

### [3] Averaging function

When input value change rapidly, averaging function average input values and outputs an average value in specific period.

It average prior five analog input data and get an average value following below procedure.



The first four scanned data after operation start are output without averaging.

Set system memory #211 for averaging function as below

#211	(HEX)	Contento	
Set value	Initial value	Contents	
00	0	Averaging disable	
01		Averaging enable	

Note : JW-14AD has four channels, but above setting applies all channels.

### [4] Module status in error

	PC status	Digital value (at ⊐0200 to ⊐0207)
External 24VDC power supply is disconnected	RUN	Maximum value(4095 at mode1, 2047 at mode 2 or 3)
PC stop	STOP	Holds prior data before PC stop
#210=00	RUN	
Except for	STOP	HOLD:JW-14AD does not execute (not convert analog to digital)
#210=00、01、02、03	*Note	<b>,</b>

\*Note : Store error code 23(H) at system memory #160 to #167 and PC stop.

(23(H) : System memory setting error)

## 15-5 How to use JW-12DA

### [1] Operation mode

Select one of the below three modes by setting system memory #212.

#212	#212 (HEX)		Digital value	Analog	output				
Set value	Initial value		Digital value	Voltage output	Current output				
01		Mode 1	0 to 4000 (12 bits binary)	0 to10VDC	_				
02		Mode 2	0 to 2000 (11 bits binary)	0 to 5VDC	0 to 20mADC				
03		Mode 3	0 to 2000 (11 bits binary)	1 to 5VDC	4 to 20mADC				
00	0	JW-12DA	JW-12DA does not work. (can not convert digital to analog)						

Note : JW-12DA has 2 channels, but above setting is applied 2 channels all.

### [2] Allocation of data memory

The converted analog data from digital data are stored at special register for JW-12DA.

Channel	Special register for JW-12DA								
Channel	Byte address	D7	D6	D5	D4	D3	D2	D1	D0
CH1	⊐0240	27	2 <sup>6</sup>	25	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2º
	⊐0241	0	0	0	0	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>
CH2	⊐0242	27	2 <sup>6</sup>	25	<b>2</b> <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2º
	⊐0243	0	0	0	0	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>

The stored data is binary value, but you can handle them as decimal data by adding each bit's weight as blow shown.(0 to 4095)

2 <sup>11</sup>	2 <sup>10</sup>	<b>2</b> <sup>9</sup>	28	27	2 <sup>6</sup>	<b>2</b> <sup>5</sup>	<b>2</b> <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2°
2048	1024	512	256	128	64	32	16	8	4	2	1

JW-14AD does not occupy I/O relay area (00000 to 00777).

### (Example)

JW-1424K JW-12DA JW-1124NS

Input: 24 points Output: 16 points

J		,	
	Input :	8	points
C	) Dutput :	8	points

Allocation of input/output relay number

	Input relay	Output relay
JW-1424K	00000 to 00027	00400 to 00417
JW-12DA		_
JW-1124NS	00030 to 00037	00420 to 00427

### [3] Module status in error

	PC status	Analog output value(between terminal V and C or I and C)
External 24VDC power supply is disconnected	RUN	0V or 0mA
PC stop	STOP	Holds prior output value before PC stop *Note 1
#212=00	RUN	
Except for	STOP	HOLD:JW-12DA does not execute
#212=00\01\02\03	*Note 2	(not convert digital to analog)


\*Note 1 : Holds output value when system memory #206=0 (reset output when PC stop).

\*Note 2 : Store error code 23(H) at system memory #160 to #167 and PC stop.

(23(H) : System memory setting error)

# **15-6 Specifications**

### [1] JW-14AD Performance specifications



Itom	Specifications				
Item	Voltage output	Current output			
No.of output channels	2 cha	annels			
Analog output range	0 to 10VDC	0 to 20mADC			
External load resistance	500 ohm or more	500 ohm or less			
Digital input	0 to 4000 (12 bits binary value)	0 to 2000 (11 bits binary value)			
Resolution	2.5mV (10V/4000)	10 µ A (20mA/2000)			
Overall accuracy	$\pm$ 0.5 $\%$ or less (	full scale at 25°C)			
	$\pm$ 1% or less (ful	l scale at 0 to 55℃)			
D/A conversion time	1 scan time	/ 2 channels			
I/O characteristics	[Mode 1] 10V 5V 0 2000 4000 4000 4095 [Mode 2] 5V 0 2000 2000 2000 2000 4000 4095 [Mode 2] 5V 0 2000 2000 2000 2000 2000 4000 4095 [Mode 3] 5V 1V 0 200	[Mode 2] 20mA 0 2000 2047 [Mode 3] 20mA 4mA 0 2000 2047			
Operation display		when internal 5VDC is supplied normally			
External power supply	24VDC $\pm$ 10%(includes ripple) Spike	e noise 50mVP-P or less (max.200mA)			
Insulation system	Photocoupler isolation (Each channels are not isolated.)				
Insulation resistance	500VDC for 10M ohm or more (between output terminal and secondary circuit)				
Dielectrical strength	500VAC for one minute (between output terminal and secondary circuit)				

### [2] JW-12DA Performance specifications

### [3] General specifications

	Specifi	ications		
Item	JW-14AD	JW-12DA		
Storage temperature	-25 to 70°C			
Ambient temperature	0 to	55℃		
Ambient humidity	5 to 90%RH(n	on-condensing)		
JIS C 0911 or equivalent , Amplitude 0.15mm(10 to 5				
Vibration resistance	1G(58 to 150Hz) (2 hours	1G(58 to 150Hz) (2 hours in each of X,Y and Z axis)		
Shock resistance	JIS C 0912 or equivalent 15G	(3 times in each X, Y and Z axis)		
External wire	Connect to a terminal block(	(M3 $\times$ 7mm self lockup screw)		
grounding system	Applied with crimp-style term	ninal : JIS 1.25-3 or equivalent		
Installation	Direct installation or usi	ng DIN rail (35mm width)		
Outline dimension	64mm(W)×90m	nm(H)×76mm(D)		
Weight	Approx. 180g	Approx. 195g		
Grounding	Class-3 grounding			
Accessories	Instruction manual $ imes$ 1	Expansion cable(4cm) $ imes$ 1		


### [4] Outline dimension drawings (JW-14AD and JW-12DA in common)


[Unit : mm]

(Mounting dimensions to panel)

Gap between modules :








# Chapter 16. Trial Run


# 16-1 Check points prior to trial run

When installing and wiring are completed, check the following points, prior to supplying power to the JW10.



# 16-2 Operation method for trial run

Operate the JW10 according to the following process after precautions for operation is checked.



# Chapter 17. Maintenance and Check

# 17-1 Periodical check

The following table is the recommended periodical check of used items, so as to keep the JW10 operating normally and in the best condition:

### General items

Check items	Check contents	Standard	Remarks
Ambient temperature		0 to 55°C	
Ambient humidity	Within the specifications	5 to 90% RH	No condensation
Atmosphere	Temperature in the control box becomes the ambient temperature when the JW10	No corrosive gas, etc.	
Vibration	is installed in a control box.	No	
Shock	· · · · · · · · · · · · · · · · · · ·	No	

### Basic module

Check items	Check contents	Standard	Remarks
Power voltage	Measure input voltage at the terminal block and check that it is within the specifications.	85 to 250 VAC	
Power voltage 24 VDC for sensors	Measure output voltage on power terminals for sensors, and check whether it is within the standard.	24 VDC ±10%	
Input port power	Voltage supplied at cable to input port is with the specifications.	10 to 26.4 VDC 20 to 26.4 VDC	Terminal 0 to 3 Terminal 4 to
Output port power	Voltage supplied at cable to output port is with	250 VAC max. 30 VDC max.	JW-1324K JW-1424K JW-1624K
	the specifications.	4.5 to 27VDC	JW-1342K JW-1442K JW-1642K
Error lamp of ba- sic module	Visually check error lamp (ERR)	Light OFF	
	The basic module is fixed firmly.	No looseness	
	Terminal block screws have not been loosened.	No looseness	
Installed condition	Are expansion cables and a termination con- nector securely installed on expansion connec- tor?	Should be se- curely installed	JW-1324K/1342K are unnecessary

### Expansion module

Check items	Check contents	Standard	Remarks
Input port power	Voltage supplied at cable to input port is with the specifications.	20 to 26.4 VDC	JW-112N JW-1124NS JW-1324NS
Output port power	Voltage supplied at cable to output port is with the specifications.	250 VAC max. 30 VDC max. 4.5 to 27VDC	JW-114S JW-1124NS JW-1324NS JW-112S
	The expansion module is fixed firmly.	No looseness	
Installed condi- tion	Terminal block screws have not been loosened. Are expansion cables and a termination con- nector securely installed on expansion connec- tor?	No looseness Should be se- curely installed	

### Analog input module/ analog output module

Check items	Check contents	Standard	Remarks
24 VDC power voltage	Measure output voltage on 24 VDC power ter- minal, and check whether it is within the stan-	24 VDC ±10%	
	dard.		
	The analog input module, analog output mod- ule are fixed firmly.	No looseness	
Installed condi-	Terminal block screws have not been loosened.	No looseness	
tion	Are expansion cables and a termination con- nector securely installed on expansion connec- tor?	Should be se- curely installed	

### Others

Verify that the program stored in a ROM (EPROM or EEPROM) or a floppy diskette (FD) is the same as the currently operating program.

# 17-2 Troubleshooting

In the event of abnormality, check the lamp (RUN, ERR) of the basic module, and remedy according to the check flow depending on the state.

### [1] State of LED

RUN	ERR	Remarks	
OFF 〇	ON ●	Detectable error for self-diagnosis	$\rightarrow$ Check flow 1
OFF 〇	OFF 〇	Power supply OFF	$\rightarrow$ Check flow 2
Blink ©	OFF 🔾	Halt mode	$\rightarrow$ Check flow 3
		Disable detection error by self-diagnosis (input relation)	$\rightarrow$ Check flow 4
ON ●	OFF 🔾	Disable detection error by self-diagnosis (output relation)	$\rightarrow$ Check flow 5
ON ●	ON ●	Others	$\rightarrow$ Check flow 1

### [2] Precondition of check flow

This check flow describes the countermeasure method (replacement of defective module and subsequent restoring method) in the event the system running normally so far suddenly breaks down. Therefore, the following cases are excluded.

- ① Momentary failure due to transient abnormality due to noise or other effect (irreproducible trouble).
- 2 Trouble due to effect of ladder program (customer's application).

### [3] Prepare for causing trouble

### 1. Back-up for program memory and system memory

When the CPU board is abnormal, the current program memory and the like may not be saved by the support tool, or the saved data may be incorrect. Therefore, store the latest program memory and back-up of system memory always in the floppy disk (FD). In the case of ROM operation, store the back-up in the FD with spare ROM, too.

### 2. Prepare for support tool

Prepare the support tool that can load/save of hand-held programmer or program.

### 3. Prepare for spare parts

Prepare always a spare of each module to be ready for abnormality.

### 4. Prepare for setting system memory table, I/O relay allocation table

For prompt trouble shooting, prepare the "system memory setting table" and "I/O relay allocation table."

### [4] Check flow

Check flow 1

Monitor system memory #160 using a hand-held programmer JW-13PG


<Operation procedure of JW-13PG>


$ \begin{array}{c} 2 \\ 1 \\ CLR \end{array} \xrightarrow{5} 3 \\ SYS \end{array} \xrightarrow{B} 1 \xrightarrow{B} 6 \xrightarrow{A} 0 \xrightarrow{E=9} \\ MNTR \end{array} $
---

Value of #160	Contents	Treatment
20	System ROM error	Reinput the power and if this error occurs, replace the basic module.
22	Battery error	
27	RAM error	Reinput the power and if this error occurs, initialize all memory. Then load the
31	Watchdog timer error	program and system memory again. If the error is still not cleared, replace the basic module.
26	User ROM error	Reinput the power and if this error occurs, initialize all memory. Then load the program and system memory again, and rewrite onto a ROM. If the error is still not cleared, replace the basic module.
21	User program error	Reinput the power and if this error occurs, check user program address having
	1	the error with #052 and #053. Then, rewrite the program. If the error is not still
	(instruction code	cleared, initialize all memory and load the program and system memory again. If
	check)	the situation is still not changed, replace the basic module.
		Note 1: If JW10 has grammatical error on the program (doubled use of OUT instruction or the like), be careful as "user program error 1" occurs and it cannot operate. After inputting the program, check the program using a hand-held programmer, and check grammatical error of the program.
24	User program error	«Operation of JW-13PG»
	2	(Program mode) <sup>ØIJ7</sup> <sub>CLR</sub> →★→★→ <sup>Ø</sup> <sub>SRCH</sub>
	(parity check)	If 55(H) is stored in register #055 in the system memory, the JW10 will continue
		operation without halting in a "user program error 1" status when it detects
		grammatical error.(The option is available in version 1.4 or later ROM code.)
		Note 2: Some support tools can be used with the JW10 by partly limiting func-
		tions of the JW10 (see page 14 • 2 for details). If any of these support
		tools is used with the JW10, instructions and data memory which are
		not available with the JW10 may be input to the JW10. Be careful that if
		these instructions or data memory are input, "user program error 1"
		occurs at start operation and the JW10 cannot start operation.
25	User program error	Reinput the power and if this error occurs, check that there is no endless pro-
	3	gram or a program having long operation time (more than 200 ms). If the error
	(endless program	cannot be cleared, initialize all memory and load the program and system
	check)	memory again. If the problem is not solved, replace the basic module.
23	System memory er-	Reinput the power and if this error occurs, check system memory address, hav- ing the error with #054. Then, revise the value of the system memory. If the error
		cannot be cleared, initialize all memory and load the program and system
		memory again. If the problem is still not solved, replace the basic module.
		Note 1: Be careful that if value exceeding the specified range is set on a system memory, "system memory error" occurs at startup of the JW10 and the
		JW10 cannot be operated.
44	I/O bus error	Reinput the power and if this error occurs, check installation condition of termi-
44		nation connector and expansion cable. If the error cannot be cleared, replace
		the termination connector or expansion cable. If the problem still exists, replace
		the basic module, and then if not solved, replace the expansion module, too.

Value of #160(H)	Contents	Treatment
	Communi- cation error	<ul> <li>In case of #234 = 02 (remote I/O) Reinput the power and if this error occurs, check wiring condition of the communication cable which is lead to a slave station having turned OFF its communication flag. If the error cannot be cleared, replace the slave station with the communication flag OFF. If the problem still exists, replace the basic module.</li> <li>In case of #234 ≠ 02 Reinput the power and if this error occurs, initialize all memory, and load the program and system memory, again. If the error cannot be cleared, replace the basic module.</li> </ul>
Other code		Reinput the power and if this error occurs, initialize all memory. Then load the program and system memory again. If the error is still not cleared, replace the basic module. Note 1: Power error (error code 13) is always written at inputting the power. This is not abnormal.
If the JW10 cannot		Reinput the power and if this error occurs, replace the basic module.
communicate with a		
hand-held program-		
mer ("P	C KIND?" is	
displaye	d)	

Check flow 2





### (Check flow 4)


This flow shows the checking procedure in the event of abnormality of input signal not detected by the self-diagnosis of the CPU.

### Example of the error


- All inputs of specific basic/expansion module fail to be turned ON.
- Specific input fails to be turned ON (OFF).
- Among input signals of a same basic/expansion module, operation of a certain input signal affects other input signal.

### Countermeasure Error input signal

- ① Measure the voltage between the corresponding input terminal of the basic/expansion module and the common terminal using a tester.
  - If supply voltage is applied between terminals: ON
  - If supply voltage is not applied between terminals: OFF
- ② Check the state of input indication lamp of basic/expansion module.
- ③ Connect hand-held programmer, and check ON/OFF by monitoring the data memory (input relay) corresponding to the abnormal input.



### [The flow of input signal]




### Check flow 5

This flow shows the checking procedure in the event of abnormality of output signal not detected by the self-diagnosis of the CPU.

### Example of the error

- All outputs of specific basic/expansion module fail to be turned ON.
- (In this case, it is highly possible that the fuse of load power output is melted down.)
- Specific output fails to be turned ON (OFF).
- Among output signals of a same basic/expansion module, operation of a certain output signal affects other output signal.



# Chapter 18. Specifications

# **18-1 General specifications**

ltores			Sp	oecific	cations		
Items	JW-1324K	JW-1342K	JW-1	424K	JW-1442K	JW-1624K	JW-1642K
Power voltage			85 to 25	50 VA	C, 47 to 63H	Z	
Guaranteed voltage interruption time	Available voltage interruption time of 20 ms max. (In case a support tool is not connected)						
Insulation resistance	10 Mohm min. at 500 VDC megger (between AC input terminal and FG terminal)						
Dielectric strength	1500 VAC, 50/60Hz for 1 minute (between AC input terminal and FG terminal				FG terminal)		
Noise immunity	1000Vp-p 1 $\mu s$ width impulse (by noise simulator between the power line and FG terminal)				ninal)		
Storage temperature	−25 to 70 °C						
Ambient temperature	0 to 55 °C						
Ambient humidity		5 t	o 90 %	RH (r	non-condensi	ing)	
Atmosphere			Free f	rom c	orrosive gas		
Vibration resistance	JIS C 0911	or equivalent (2 ho	-		5 mm (10 to of X, Y and Z		8 to 150 Hz)
Shock resistance	JIS C	0912 or equiv	valent	15G	(3 times in ea	ach X, Y and	Z axis)
Power consumption	30	VA	55 VA		60	VA	
Power capacity for sensor		) mA C ±10%)			400 (24 VD0		
External wire ground- ing system	Connect to a terminal block (M3 $\times$ 7 mm self lockup). Applied with crimp-style terminal: JIS 1.25-3 or equivalent.						
Installation		Direct insta	llation o	or usir	ng DIN rail (3	5 mm width)	
Weight	460g	580g	700	)g	860g	750g	890g
Grounding			Clas	ss-3 g	rounding		

# 18-2 Performance specifications

_		_		Encoifi	actiona			
	Items		JW-1324K	JW-1342K		cations	JW-1624K JW-1642K	
	Program sys	stem	Stored program system					
	Control sys		Со	mpatible cycl			t dealing system	
1	Processing speed		Basic instruction: 1.63 to 1.83µs (except OUT, TMR, CNT)		Basic instruction: 0.81 to 1.02µs (except OUT, TMR, CNT)			
Type and numbers of instruction			Basic instrue	,		Basic instr Application ir	ruction: 11	
	Program s		1.5 k word			4 k words		
	ROM operation			ailable	· ·		EEPROM (28C256)	
	Memory bac	k-up		By build-in li		y. (Battery life		
	/O control sy	-	Both block			• • • •	instruction are applied.	
	i	,	16 p			points	36 points	
Bas	sic numbers	Input		DC input (high speed)		DC input (high speed)	· · · · · · · · · · · · · · · · · · ·	
of I	/O points					oints	24 points	
		Output			•		Relay output Transistor output	
Ma	x. numbers	Input	16 p			oints	68 points	
	/O points	Output		oints		oints	56 points	
	Input relay	· · ·		00000 to 003	· · ·			
	Output re		· · · · ·	00400 to 007	/ •	-		
	Auxiliary	-	1 (		, ε	-	udes special relay, special register)	
Data memory	Timer / co	unter	Total 256 points (TMR 000 to TMR 377, CNT 000 to CNT 377) • Timer set time: 0.1 to 199.9 seconds (TMR 000 to TMR 277) 0.01 to 19.99 seconds (TMR 300 to TMR 377) • Counter setting value: 1 to 1999 Timer/counter current value storage area: 512 bytes [b0000 to b0777]					
	Register		2048 bytes [09000 to 09777, 19000 to 19777, 29000 to 29777, 39000 to 39777]					
	System mer	nory	256 bytes [#000 to #377]					
	High-spectrum counter in		Single phase rising pulse input (2 points) or 90° differential two-phase signal (1 point). Maximum frequency: 10 kHz. Counter measuring range: 0 to 65535 (When the high-speed counter is used, input 00000 to 00003 becomes high-speed counter input.)					
	nterrupt pro	gram	10 ms timer interruption (Execute subroutine having LB0177 label every 10 ms.)					
	assword fur	-	Yes	· ·				
	Clock feat		None		Yes			
	Halt outp	ut	None		1 point (Rel		0 VAC/30VDC, 1A) e, ON at normal operation	
E	xpansion m	odule	Unconnecta	ble	Max.2 expans	ion module and	1 analog input/output module	
Expansion module			<ul> <li>Selectable from computer link, data link, or remote I/O.</li> <li>1) Computer link: SHARP's computer link protocol 38400/19200/9600/4800/2400/1200/600/300 bits/s. Maximum 63 stations. 1 km.</li> <li>2) Data link: JW10 data link protocol 76800/38400 bits/s. Maximum number of slave stations: 7.</li> <li>16 bytes/station. 500 m/1 km.</li> <li>3) Remove I/O: JW10 remote I/O protocol 76800/38400 bits/s. Maximum number of slave stations: 4.</li> <li>60 points/station. 500 m/1 km.</li> </ul>					
	MMI por	ť	<ol> <li>PG mode</li> <li>Hand-h</li> <li>Ladder</li> <li>Compute</li> </ol>	e: Connectior eld programm software: JW r link: SHAR 9200/9600/48	n of support f ner: JW13P0 /-92SP, JW- P's compute	G: multipurpos 50SP, JW-52 r link protocol	se programmer: JW-50PG SP.	

# 18-3 Specifications of I/O port [1] JW-1324K (DC input : 16 points, relay output : 12 points)

	[1] JW-13	241		Joints, relay outpu	it : 12 points)
			Terminal 0 to 3	Terminal 4 to 17	Circuit diagram
	No. of i	nput	4 points	12 points	
	Rated input	t voltage	12/24 VDC	24 VDC	
	Input voltag	ge range	10 to 26.4VDC	20 to 26.4VDC	
	Rated in	nput	3.6 mA TYP.(12V)	4.8 mA TYP.(24 V)	
	curre	ent	7.6 mA TYP.(24V)		1 0 0 0 0 0 0 0 0 0 0 0 0 0
	Input		3.2 kohm TYP.	5 kohm TYP.	
ort	impedance				
Input port	Input ON	l level	10 V (3mA) max.	20 V (3.5mA) max.	
du	Input OF	F level	5 V (1.5mA) min.	8 V (1.5mA) min.	
	Response OF	F→ON	1 ms max.	10 ms max.	
	time ON	N→OFF	1 ms max.	10 ms max.	
	Operation in	ndication	LED lights at ON o	condition	
	Insulation	system	By photo coupler		17 Power COMA
	Insulat	tion	500 VDC, 10 Moh	m min.	COM.A
	resista	ince	(between input termin	nal and secondary circuit)	
	Dielect	rical	500 VAC for 1 mir	nute	
	streng	gth	(between input termir	nal and secondary circuit)	
	Common	system	1 common line for	16 points (no polarity)	
			Terminal	400 to 413	Circuit diagram
	No. of o	utput	12 points		
	Output s	ystem	Relay		
	Max. oper	n-close	250 VAC/30 VDC		
	voltage and	d current	2 A/point 2 A/con	nmon	
	Min. Io	oad	5 VDC, 10 mA		Load 400
	Operation	Mechanical	20,000,000 times	min.	
Output port		Electrical	100,000 times n 2. Inductive load (2 (COS ø = 0.4)):	250 VAC, 0.5 A 200,000 times min. VDC, 0.5 A (T = 7 ms):	403 404 404 405 406
	Response OF	FF→ON	10ms max.		410
		_	10ms max.		
	time Of	N→OFF	Toms max.		
			LED lights at ON c	condition	
		ndication		condition	413
	Operation in	ndication system	LED lights at ON o		
	Operation in Insulation	ndication system tion	LED lights at ON o By relay 500 VDC, 10 Moh		413
	Operation in Insulation Insulat	ndication system tion ance	LED lights at ON o By relay 500 VDC, 10 Moh	m min. nal and secondary circuit)	413
	Operation in Insulation Insulat resista	ndication system tion ance rrical	LED lights at ON o By relay 500 VDC, 10 Moh (between output termin 1500 VAC for 1 m	m min. nal and secondary circuit)	Fuse COM.C
	Operation in Insulation Insulat resista Dielect	ndication system tion ance rical gth	LED lights at ON of By relay 500 VDC, 10 Moh (between output termin 1500 VAC for 1 m (between output termin 1 common line for	m min. nal and secondary circuit) inute	Fuse COM.C

[2]	JW-1342K	(DC input : 16 points, transistor	output : 12 points
-----	----------	-----------------------------------	--------------------

	[2] JW-1342K	(DC input : 16	points, transistor o	output : 12 points)
		Terminal 0 to 3	Terminal 4 to 17	Circuit diagram
	No. of input	4 points	12 points	-
	Rated input voltage	12/24 VDC	24 VDC	
	Input voltage range	10 to 26.4VDC	20 to 26.4VDC	
	Rated input	3.6 mA TYP.(12V)	4.8 mA TYP.(24 V)	
	current	7.6 mA TYP.(24V)		°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°
	Input	3.2 kohm TYP.	5 kohm TYP.	
nput port	impedance			
	Input ON level	10 V (3mA) max.	20 V (3.5mA) max.	
npr	Input OFF level	5 V (1.5mA) min.	8 V (1.5mA) min.	
_	Response OFF→ON	1 ms max.	10 ms max.	
	time ON→OFF	1 ms max.	10 ms max.	14 15
	Operation indication	LED lights at ON	condition	
	Insulation system	By photo coupler		Power COM.A
	Insulation	500 VDC, 10 Moh	m min.	COM.A
	resistance	(between input termir	nal and secondary circuit)	
	Dielectrical	500 VAC for 1 mir	nute	
	strength	(between input termir	nal and secondary circuit)	
	Common system	1 common line for	16 points (no polarity)	
	Terminal		400 to 413	Circuit diagram
	No. of output	12 points		
	Output system	NPN transistor ou	tput (sink output)	
	Rated load voltage	5/12/24 VDC		Load too
	Load voltage range	4.5 to 27VDC		
	Rated max. load	0.3A/1 point		400 401 402 402 402 Photo coupler 00tput indication
	current	1.6A/8 points com	mon (400 to 407)	403 404 404 404 404
<b></b>		0.8A/4 points com	mon (410 to 413)	405
port	Leak current at OFF	0.2mA max.		407
	Voltage breakdown at ON	1.2V max.		Fuse C(-)B
Output	Surge killer	Zener diode		+ 17 Weip - 3 00
0	Response OFF→ON	1ms max. (resista		411
		1ms max. (resista	,	
	Operation indication	LED lights at ON o	condition	5.000 (V)
	Insulation system	By photo coupler		+ Power C(-)C
	Insulation	500 VDC, 10 Moh		
	resistance	· ·	inal and secondary circuit)	
	Dielectrical	500 VAC for 1 mir		
	strength		inal and secondary circuit)	
	Common system		or 8 points (400 to 407)	
		1 common line(-) fo	or 4 points (410 to 413)	

		Circuit diagram	Terminal 4 to 27	Terminal 0 to 3			
			20 points	4 points	input	No. of i	
			24 VDC	12/24 VDC	it voltage	Rated input	
			20 to 26.4 VDC	10 to 26.4VDC	ige range	Input voltag	
		0	4.8 mA TYP.(24 V)	3.6 mA TYP.(12V)	input	Rated i	
Dr	Photo coupler			7.6 mA TYP.(24V)	current		
	Photo coupler Photo coupler		5 kohm TYP.	3.2 kohm TYP.	Input		
					ance	impeda	nput port
			20 V (3.5mA) max.	10 V (3mA) max.	N level	Input ON	rt d
			8 V (1.5mA) min.	5 V (1.5mA) min.	F level	Input OF	lnp
			10 ms max.	1 ms max.	FF→ON	Response OF	
			10 ms max.	1 ms max.	N→OFF	time Of	
			condition	LED lights at ON o	ndication	Operation in	
				By photo coupler	system	Insulation	
	_	Power COM.A	ım min.	500 VDC, 10 Moh	ation	Insula	
			nal and secondary circuit)	(between input termin	ance	resista	
			nute	500 VAC for 1 mir	trical	Dielect	
			nal and secondary circuit)	(between input termin	igth	stren	
			24 points (no polarity)	1 common line for	system	Common	
		Circuit diagram	I 400 to 417	Terminal			
				16 points	No. of output		
				Relay	Output system		
				250 VAC/30 VDC		-	
]		Load too	nmon	2 A/point 2 A/con			
		- 400		5 VDC, 10 mA	1		
		Fuse COM.B			Mechanical	Operation	
n display	Relay E Output dis						
		402 COM D		2. Inductive load (2	<b>F</b> 1		port
		403	200,000 times min.	(COS ø = 0.4)):2	Electrical		
		Power COM.E	· · · · · ·				utp
		÷ 407				Deemerse O	0
		Power COM.F				· –	
		÷ 413	condition		••••		
		Power COM.G		-		•	
		÷ 417	m min				
		Power COM.H					
					-		
					system	Common	
		Circuit diagram	nal and secondary circuit) nute nal and secondary circuit) 24 points (no polarity) <b>I 400 to 417</b> mmon min. 250 VAC, 0.5 A 200,000 times min. 250 VAC, 0.5 A 200,000 times min. 0 VDC, 0.5 A (T = 7 ms): nin.	(between input termin 500 VAC for 1 mir (between input termin 1 common line for <b>Terminal</b> 16 points Relay 250 VAC/30 VDC 2 A/point 2 A/com 5 VDC, 10 mA 20,000,000 times in 1. Max. open-close 100,000 times in 2. Inductive load (2 (COS $\phi = 0.4$ )):2 3. Inductive load (30 200,000 times m 10ms max. 10ms max. LED lights at ON c By relay 500 VDC, 10 Mohi (between output termin 1500 VAC for 1 mi (between output termin 1 common line for 1	ance trical gth system output system an-close d current load Mechanical Electrical $FF \rightarrow ON$ $N \rightarrow OFF$ indication ance trical gth	time ON→OFF Operation indication Insulation system Insulation resistance Dielectrical strength Common system No. of output Output system Max. open-close voltage and curren Min. load	

I	[4] JW	-1442K			output : 16 points)
			Terminal 0 to 3	Terminal 4 to 17	Circuit diagram
	No. e	of input	4 points	12 points	
	Rated in	put voltage	12/24 VDC	24 VDC	
	Input vo	Itage range	10 to 26.4VDC	20 to 26.4VDC	
	Rate	ed input	3.6 mA TYP.(12V)	4.8 mA TYP.(24 V)	
	cu	irrent	7.6 mA TYP.(24V)		Photo coupler lamo
	Ir	nput	3.2 kohm TYP.	5 kohm TYP.	
ort	impedance				
nput port	Input	ON level	10 V (3mA) max.	20 V (3.5mA) max.	
npı	Input	OFF level	5 V (1.5mA) min.	8 V (1.5mA) min.	
_	Response	OFF→ON	1 ms max.	10 ms max.	
	time	ON→OFF	1 ms max.	10 ms max.	
	Operatio	n indication	LED lights at ON o	condition	
	Insulati	on system	By photo coupler		
	Inst	ulation	500 VDC, 10 Moh	m min.	COMA
	resi	stance	(between input terminal and secondary circuit)		
	Diel	ectrical	500 VAC for 1 minute		
	str	ength	(between input terminal and secondary circuit)		
	Commo	on system	1 common line for	24 points (no polarity)	
			lerminal	400 to 417	Circuit diagram
	No. o	of output	16 points	400 to 417	Circuit diagram
		of output ut system			Load 400
	Outpu	-	16 points		Load 400
	Outpu Rated Io	ut system bad voltage	16 points NPN transistor out		Load 400
	Outpu Rated Io Load vo	ut system bad voltage	16 points NPN transistor out 5/12/24 VDC		Load 400 Photocoupler Euse C(-)B
	Outpu Rated Io Load vo Rated	ut system bad voltage Itage range	16 points NPN transistor out 5/12/24 VDC 4.5 to 27VDC	put (sink output)	Load 400 Photocoupler Photocouple
	Outpu Rated Io Load vo Rated cu	ut system oad voltage Itage range max. load	16 points NPN transistor out 5/12/24 VDC 4.5 to 27VDC 0.3A/1 point	put (sink output)	Load 400 Photocoupler Use C(-)B +Power - 401 +Power - 401 +Power - 402
oort	Outpu Rated Ic Load vo Rated cu Leak cu	ut system bad voltage Itage range max. load urrent	16 points NPN transistor out 5/12/24 VDC 4.5 to 27VDC 0.3A/1 point 0.8A/4 points com	put (sink output)	Load 400 Photocoupler Use C(-)B +Power - 401 Power - C(-)C
ut port	Outpu Rated Ic Load vo Rated cu Leak cu Voltage bro	ut system bad voltage Itage range max. load urrent rrent at OFF	16 points NPN transistor out 5/12/24 VDC 4.5 to 27VDC 0.3A/1 point 0.8A/4 points com 0.2mA max.	put (sink output)	Load 400 Photocoupler $U$
	Outpu Rated Ic Load vo Rated cu Leak cu Voltage bro	ut system oad voltage Itage range max. load urrent rrent at OFF eakdown at ON ge killer	16 points NPN transistor out 5/12/24 VDC 4.5 to 27VDC 0.3A/1 point 0.8A/4 points com 0.2mA max. 1.2V max.	mon (404 to 417)	Load 400 + Power - 401 + Power - 402 + Power - 402 + Power - 402 + Power - 402 + Power - 403 + Power - 404 + Power - 4
put	Outpu Rated Ic Load vo Rated cu Leak cu Voltage bro Surg	ut system oad voltage Itage range max. load urrent rrent at OFF eakdown at ON ge killer	16 points NPN transistor out 5/12/24 VDC 4.5 to 27VDC 0.3A/1 point 0.8A/4 points com 0.2mA max. 1.2V max. Zener diode	mon (404 to 417)	Load 400 $\downarrow$ Power - $\downarrow$ Power - $\downarrow$ 401 $\downarrow$ Power - $\downarrow$ 401 $\downarrow$ Power - $\downarrow$ 401 $\downarrow$ Power - $\downarrow$ 402 $\downarrow$ Pow
	Outpu Rated Ic Load vo Rated cu Leak cur Voltage bro Surg Response time	ut system oad voltage Itage range max. load urrent rrent at OFF eakdown at ON ge killer OFF→ON ON→OFF	16 points NPN transistor out 5/12/24 VDC 4.5 to 27VDC 0.3A/1 point 0.8A/4 points com 0.2mA max. 1.2V max. Zener diode 1ms max. (resistan	mon (404 to 417)	Load 400 + Power - 401 + Power - 402 + Power - 402 + Power - 403 + Power - 404 + Power - 404
	Outpu Rated Ic Load vo Rated cu Leak cu Voltage br Surg Response time Operatio	ut system oad voltage Itage range max. load urrent rrent at OFF eakdown at ON ge killer OFF→ON ON→OFF	16 points NPN transistor out 5/12/24 VDC 4.5 to 27VDC 0.3A/1 point 0.8A/4 points com 0.2mA max. 1.2V max. Zener diode 1ms max. (resistan 1ms max. (resistan	mon (404 to 417)	Load 400 Photocoupler $U_{U}$
	Outpu Rated lo Load vo Rated cu Leak cur Voltage bro Surg Response time Operatio Insulati	at system bad voltage ltage range max. load urrent rrent at OFF eakdown at ON ge killer OFF→ON ON→OFF on indication	16 points NPN transistor out 5/12/24 VDC 4.5 to 27VDC 0.3A/1 point 0.8A/4 points com 0.2mA max. 1.2V max. Zener diode 1ms max. (resistan 1ms max. (resistan LED lights at ON c	mon (404 to 417) nce load) nce load)	Load 400 Photocoupler $u_{U}$
	Outpu Rated Ic Load vo Rated cu Leak cu Voltage br Surg Response time Operatio Insulati Insu	at system bad voltage ltage range max. load urrent rrent at OFF eakdown at ON ge killer OFF→ON ON→OFF on indication on system	16 points NPN transistor out 5/12/24 VDC 4.5 to 27VDC 0.3A/1 point 0.8A/4 points com 0.2mA max. 1.2V max. Zener diode 1ms max. (resistar 1ms max. (resistar LED lights at ON c By photo coupler 500 VDC, 10 Mohr	mon (404 to 417) nce load) nce load)	Load 400 Power - Fuse C(-)B Power - 401 Power - 401 Power - 402 Power - 402 Power - 402 Power - 402 Power - C(-)C +Power - 403 +Power - C(-)E +Power - C(-)E
	Outpu Rated lo Load vo Rated cu Leak cur Voltage bro Surg Response time Operatio Insulati Insu	at system bad voltage ltage range max. load urrent rrent at OFF eakdown at ON ge killer OFF→ON ON→OFF on indication on system ulation	16 points NPN transistor out 5/12/24 VDC 4.5 to 27VDC 0.3A/1 point 0.8A/4 points com 0.2mA max. 1.2V max. Zener diode 1ms max. (resistar 1ms max. (resistar LED lights at ON c By photo coupler 500 VDC, 10 Mohr	mon (404 to 417) mon (404 to 417) nce load) nce load) condition m min. nal and secondary circuit)	Load 400 + Power - 401 + Power - 402 + Power - 403 + Power - 404 + 407 + 407
	Outpu Rated lo Load vo Rated cu Leak cu Voltage br Surg Response time Operatio Insulati Insu resi Diel	It system oad voltage Itage range max. load Irrent rrent at OFF eakdown at ON ge killer OFF→ON ON→OFF on indication on system ulation istance	16 points NPN transistor out 5/12/24 VDC 4.5 to 27VDC 0.3A/1 point 0.8A/4 points com 0.2mA max. 1.2V max. Zener diode 1ms max. (resistan 1ms max. (resistan LED lights at ON co By photo coupler 500 VDC, 10 Mohn (between output termi 500 VAC for 1 min (between output termi	mon (404 to 417) mon (404 to 417) nce load) nce load) condition m min. nal and secondary circuit) ute nal and secondary circuit)	Load 400 + Power
	Outpu Rated lo Load vo Rated cu Leak cur Voltage bro Surg Response time Operatio Insulati Insulati Insu resi Dielo str	at system bad voltage ltage range max. load urrent rrent at OFF eakdown at ON ge killer OFF→ON OFF→ON ON→OFF on indication ion system ulation istance ectrical	16 points NPN transistor out 5/12/24 VDC 4.5 to 27VDC 0.3A/1 point 0.8A/4 points com 0.2mA max. 1.2V max. Zener diode 1ms max. (resistar 1ms max. (resistar 1ms max. (resistar LED lights at ON co By photo coupler 500 VDC, 10 Mohr (between output termi 500 VAC for 1 min (between output termi 1 common line(-) for	mon (404 to 417) mon (404 to 417) nce load) nce load) condition m min. nal and secondary circuit) ute	Load 400 + Power

#### oninte) **ГЛ**] IW-1449K .+. 04 ....

	[5] JW-	-1624K	(DC input : 36 p	ooints, relay outpu	it : 24 points)
			Terminal 0 to 3	Terminal 4 to 43	Circuit diagram
	No.	of input	4 points	32 points	_
	Rated in	put voltage	12/24 VDC	24 VDC	
	Input vo	ltage range	10 to 26.4VDC	20 to 26.4 VDC	
	Rated	input cur-	3.6 mA TYP.(12V)	4.8 mA TYP.(24 V)	1 2 Photo coupler Photo coupler Input display Iamp
		rent	7.6 mA TYP.(24V)		3 Photo coupler b Input display
	l	nput	3.2 kohm TYP.	5 kohm TYP.	
ort	imp	edance			
nput port	Input	ON level	10 V (3mA) max.	20 V (3.5mA) max.	
npt	Input	OFF level	5 V (1.5mA) min.	8 V (1.5mA) min.	
-	Response	OFF→ON	1 ms max.	10 ms max.	
	time	ON→OFF	1 ms max.	10 ms max.	
	Operatio	on indication	LED lights at ON (	condition	37
		ion system	By photo coupler		<u> </u>
	Ins	ulation	500 VDC, 10 Moh	m min.	43 COM.A
	resi	istance		al and secondary circuit)	Power COM.A COM.A
	Diel	ectrical	500 VAC for 1 mir	nute	
	str	rength	(between input termin	al and secondary circuit)	
		on system	1 common line for	36 points (no polarity)	
			Terminal	400 to 427	Circuit diagram
	No. of output		24 points		
	Outpu	ıt system	Relay		
	Max. open	-close voltage	250 VAC/30 VDC		
	and	current	2 A/point 2 A/con	nmon	
	Mir	n. Ioad	5 VDC, 10 mA		Power Fuse COM.B Power Fuse COM.B 401 Relay
	Operatio	on Mechanical	20,000,000 times		401 Relay E Output display
				voltage/current load:	Powel COM.C 402
rt			100,000 times n 2. Inductive load (2		
Output port		Electrical	(COS ø = 0.4)):2	200,000 times min.	
tpu				VDC, 0.5 A (T = 7 ms):	404
Oui			200,000 times n	nin.	407 5
	Response		10ms max.		
	time	ON→OFF	10ms max.		
		n indication	LED lights at ON o	condition	Power COM.G
		on system	By relay		417
		ulation	500 VDC, 10 Moh		Power COM.H 420
		stance		nal and secondary circuit)	
		ectrical	1500 VAC for 1 m		Power ~~ COM.I
	str	ength		nal and secondary circuit)	
	Comme	on system		point $\times$ 4(400 to 403) points $\times$ 3 (404 to 417)	
	Comme	Sin System			
			Li common line for 8	points $ imes$ 1 (420 to 427)	

	[6] JW-	-1642K	(DC input : 36 p	ooints, transistor o	output : 24 points)
			Terminal 0 to 3	Terminal 4 to 17	Circuit diagram
	No. d	of input	4 points	12 points	
	Rated in	put voltage	12/24 VDC	24 VDC	
	Input vo	ltage range	10 to 26.4VDC	20 to 26.4VDC	
	Rate	ed input	3.6 mA TYP.(12V)	4.8 mA TYP.(24 V)	
	cu	irrent	7.6 mA TYP.(24V)		Photo coupler
	Ir	nput	3.2 kohm TYP.	5 kohm TYP.	
ort	impe	edance			
Input port	Input	ON level	10 V (3mA) max.	20 V (3.5mA) max.	
npı	Input (	OFF level	5 V (1.5mA) min.	8 V (1.5mA) min.	
-	Response	OFF→ON	1 ms max.	10 ms max.	
	time	ON→OFF	1 ms max.	10 ms max.	
	Operatio	n indication	LED lights at ON o	condition	
	Insulati	on system	By photo coupler		Power COM.A
	Insu	ulation	500 VDC, 10 Moh	m min.	COM.A
	resi	stance	(between input termin	al and secondary circuit)	
	Diele	ectrical	500 VAC for 1 mir	nute	
	strength		strength (between input terminal and secondary circuit)		
	Commo	on system	1 common line for 36 points (no polarity)		
			Terminal 400 to 427		Circuit diagram
	No. of output		24 points		
	Outpu	it system	NPN transistor out	put (sink output)	Load 400
	Rated Ic	oad voltage	5/12/24 VDC		
	Load vo	Itage range	4.5 to 27VDC		Photocoupler
	Rated	max. load	0.3A/1 point		Power Fuse C(-)B
	cu	irrent	0.8A/4 points com	mon (404 to 417)	+ 401 + Power - C(-)C
			1.6A/8 points com	mon (420 to 427)	
ort	Leak cur	rrent at OFF	0.2mA max.		
ut p	Voltage bre	eakdown at ON	1.2V max.		+ <u>Power</u> - <u>C(-)E</u> +404
Output p	Surg	ge killer	Zener diode		407
o	Response	OFF→ON	1ms max. (resista	nce load)	Power
	time		1ms max. (resista	nce load)	413
	-		LED lights at ON c	condition	Fower
		on system	By photo coupler		417
		ulation	500 VDC, 10 Moh		+ (C(-))H + 420
		stance		nal and secondary circuit)	
	Diele	ectrical	500 VAC for 1 min		
	str	ength		nal and secondary circuit)	
	Commo	on system	( )	1 point $ imes$ 4(400 to 403)	
				4 points $\times$ 3(404 to 417)	
	1 common line(-) for 8 points $\times$ 1(420 to 427)				

	[7] .	JW-112N	(DC input : 16 points)	
			Terminal 0 to $7 \times 2$	Circuit diagram
	No. of input		16 points	5
	Rated input voltage		24 VDC	
	Input voltage range		20 to 26.4 VDC	
	Rated input current		4.8 mA TYP. (24 V)	Photo coupler
	Input		5 Kohm TYP.	3 Photo coupler to Input display lamp
t	impedance			
port	Input	ON level	20 V (3.5 mA) max.	
Input	Input (	OFF level	8 V (1.5 mA) min.	COM.A COM.A
밑	Response	OFF→ON	10 ms max.	
	time	ON→OFF	10 ms max.	
	Operation indication		LED lights at ON condition	4 5
	Insulation system		By photo coupler	
	Insulation resistance Dielectrical		500 VDC, 10 Mohm min.	COM.B COM.B
			(between input terminal and secondary circuit)	
			500 VAC for 1 minute	
	str	ength	(between input terminal and secondary circuit)	
	Commo	on system	1 common line for 8 points $ imes$ 2 (no polarity)	
	Weight		160 g	
	Acces	sories	Expansion cable (4 cm) $ imes$ 1	

### [8] JW-112S (Transistor output : 16 points)

			Terminal 0 to 7 $ imes$ 2	Circuit diagram
	No. of output		16 points	
	Output system		NPN transistor output (sink output)	
	Rated load voltage		5/12/24 VDC	
	Load voltage range		4.5 to 27VDC	1 2 Photocoupler 0 0 0 0 0 0 0 0 0 0 0 0 0
	Rated max. load		0.3A/1 point	Photocoupler
	current		0.8A/4 points common	
	Leak current at OFF		0.2mA max.	
	Voltage breakdown at ON		1.2V max.	
ort	Surge killer		Zener diode	
it po	Response	OFF→ON	1ms max. (resistance load)	
Output port	time		1ms max. (resistance load)	
no	Operation indication		LED lights at ON condition	
	Insulation system		By photo coupler	
	Insulation		500 VDC, 10 Mohm min.	7
	resistance		(between output terminal and secondary circuit)	PowerC(-)D
	Dielectrical		500 VAC for 1 minute	
	strength		(between output terminal and secondary circuit)	
	Commo	on system	1 common line(-) for 4 points $ imes$ 4	
	Wei	ght	230g	
	Accessories		Expansion cable (4 cm) $ imes$ 1	


			Terminal 0 to $7 \times 2$	Circuit diagram
No. of output		put	16 points	
Output system		tem	Relay	
Max. open-close		lose	250 VAC/30 VDC	
		urrent	2 A/point 2 A/common	
Min. load		d	5 VDC, 10 mA	
Operatio	on Me	chanical	20,000,000 times min.	1 1 1 1 1 1 1 1 1 1 1 1 1 1
	Ele	ectrical	<ol> <li>Max. open-close voltage/current load: 100,000 times min.</li> <li>Inductive load (250 VAC, 0.5 A (COS Ø = 0.4)):200,000 times min.</li> <li>Inductive load (30 VDC, 0.5 A (T = 7 ms): 200,000 times min.</li> </ol>	Power Fige COMB
Response	OFF-	→ON	10ms max.	
time	ON⊣	•OFF	10ms max.	
Operatio	n indi	cation	LED lights at ON condition	
Insulati	on sy	/stem	By relay	
Ins	ulatio	n	500 VDC, 10 Mohm min.	
resistance		e	(between output terminal and secondary circuit)	
Dielectrical strength Common system		al	1500 VAC, 1 minute	
		า	(between output terminal and secondary circuit)	
		stem	1 common line for 4 points $\times$ 4 (no polarity)	
			220 g	
			Expansion cable (4 cm) $ imes$ 1	

[10]	JW-112		(DC input : 8 points, relay output	t : 8 points)
			Terminal 0 to 7	Circuit diagram
	No. of input		8 points	Ĵ
Rate	Rated input voltage		24 VDC	
Inpu	ut voltag	e range	20 to 26.4 VDC	0[
Rate	ed input	current	4.8 mA TYP. (24 V)	
	Inpu	t	5 Kohm TYP.	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
t	impeda	nce		4 I I I I I I I I I I I I I I I I I I I
<u>ଥି</u> In	nput ON	level	20 V (3.5 mA) max.	
In bort In Besn	put OFF	level	8 V (1.5 mA) min.	
드 Resp	oonse OF	F→ON	10 ms max.	
time	e ON	→OFF	10 ms max.	
Оре	Operation indication		LED lights at ON condition	
Ins	Insulation system		By photo coupler	
	Insulation		500 VDC, 10 Mohm min.	COM.A
	resistance		(between input terminal and secondary circuit)	СОМА
	Dielectrical		500 VAC for 1 minute	
	streng	th	(between input terminal and secondary circuit)	
Co	Common system		1 common line for 8 points (no polarity)	
			Terminal 0 to 7	Circuit diagram
	No. of output		8 points	
	Output system		Relay	
	Max. open-close		250 VAC/30 VDC	
volt			2 A/point 2 A/common	
	Min. load		5 VDC, 10 mA	
Оре	eration	lochanical		
		licchanicai	20,000,000 times min.	
Output port	1	Electrical	<ol> <li>20,000,000 times min.</li> <li>Max. open-close voltage/current load: 100,000 times min.</li> <li>Inductive load (250 VAC, 0.5 A (COS Ø = 0.4)):200,000 times min.</li> <li>Inductive load (30 VDC, 0.5 A (T = 7 ms): 200,000 times min.</li> </ol>	Power Fuse COM.B
Out	ponse OF	Electrical	<ol> <li>Max. open-close voltage/current load: 100,000 times min.</li> <li>Inductive load (250 VAC, 0.5 A (COS ø = 0.4)):200,000 times min.</li> <li>Inductive load (30 VDC, 0.5 A (T = 7 ms):</li> </ol>	Power COM.B
Out	oonse OF	Electrical	<ol> <li>Max. open-close voltage/current load: 100,000 times min.</li> <li>Inductive load (250 VAC, 0.5 A (COS Ø = 0.4)):200,000 times min.</li> <li>Inductive load (30 VDC, 0.5 A (T = 7 ms): 200,000 times min.</li> </ol>	
TO Resp time	oonse OF	Electrical F→ON →OFF	<ol> <li>Max. open-close voltage/current load: 100,000 times min.</li> <li>Inductive load (250 VAC, 0.5 A (COS Ø = 0.4)):200,000 times min.</li> <li>Inductive load (30 VDC, 0.5 A (T = 7 ms): 200,000 times min.</li> <li>10ms max.</li> </ol>	
TO Resp time Ope	oonse OF e ON	Electrical F→ON →OFF dication	<ol> <li>Max. open-close voltage/current load: 100,000 times min.</li> <li>Inductive load (250 VAC, 0.5 A (COS Ø = 0.4)):200,000 times min.</li> <li>Inductive load (30 VDC, 0.5 A (T = 7 ms): 200,000 times min.</li> <li>10ms max.</li> <li>10ms max.</li> </ol>	
TO Resp time Ope	oonse OF e ON eration in	Electrical F→ON →OFF dication system	<ol> <li>Max. open-close voltage/current load: 100,000 times min.</li> <li>Inductive load (250 VAC, 0.5 A (COS Ø = 0.4)):200,000 times min.</li> <li>Inductive load (30 VDC, 0.5 A (T = 7 ms): 200,000 times min.</li> <li>10ms max.</li> <li>LED lights at ON condition</li> </ol>	
TO Resp time Ope	oonse OF e ON eration in ulation s	Electrical F→ON →OFF dication system	<ol> <li>Max. open-close voltage/current load: 100,000 times min.</li> <li>Inductive load (250 VAC, 0.5 A (COS Ø = 0.4)):200,000 times min.</li> <li>Inductive load (30 VDC, 0.5 A (T = 7 ms): 200,000 times min.</li> <li>10ms max.</li> <li>LED lights at ON condition</li> <li>By relay</li> </ol>	
H Resp time Ope Inst	oonse OF e ON eration in ulation s Insulati	Electrical F→ON →OFF dication system ion hce	<ol> <li>Max. open-close voltage/current load: 100,000 times min.</li> <li>Inductive load (250 VAC, 0.5 A (COS Ø = 0.4)):200,000 times min.</li> <li>Inductive load (30 VDC, 0.5 A (T = 7 ms): 200,000 times min.</li> <li>10ms max.</li> <li>LED lights at ON condition</li> <li>By relay</li> <li>500 VDC, 10 Mohm min.</li> </ol>	
H Resp time Ope Inst	e OF e ON eration in ulation s Insulat resista	Electrical F→ON →OFF dication system ion nce ical	<ol> <li>Max. open-close voltage/current load: 100,000 times min.</li> <li>Inductive load (250 VAC, 0.5 A (COS Ø = 0.4)):200,000 times min.</li> <li>Inductive load (30 VDC, 0.5 A (T = 7 ms): 200,000 times min.</li> <li>10ms max.</li> <li>LED lights at ON condition</li> <li>By relay</li> <li>500 VDC, 10 Mohm min.</li> <li>(between output terminal and secondary circuit)</li> </ol>	Fuse COM.B
Resp time Ope Inse	oonse OF e ON eration in ulation s Insulati resistar Dielectr	Electrical F→ON →OFF dication system ion nce ical th	<ol> <li>Max. open-close voltage/current load: 100,000 times min.</li> <li>Inductive load (250 VAC, 0.5 A (COS Ø = 0.4)):200,000 times min.</li> <li>Inductive load (30 VDC, 0.5 A (T = 7 ms): 200,000 times min.</li> <li>10ms max.</li> <li>LED lights at ON condition</li> <li>By relay</li> <li>500 VDC, 10 Mohm min.</li> <li>(between output terminal and secondary circuit)</li> <li>1500 VAC for 1 minute</li> </ol>	Fuse COM.B
Resp time Ope Inse	oonse OF e ON eration in ulation s Insulat resistar Dielectr streng	Electrical F→ON →OFF dication system ical th system	<ol> <li>Max. open-close voltage/current load: 100,000 times min.</li> <li>Inductive load (250 VAC, 0.5 A (COS Ø = 0.4)):200,000 times min.</li> <li>Inductive load (30 VDC, 0.5 A (T = 7 ms): 200,000 times min.</li> <li>10ms max.</li> <li>10ms max.</li> <li>LED lights at ON condition</li> <li>By relay</li> <li>500 VDC, 10 Mohm min.</li> <li>(between output terminal and secondary circuit)</li> <li>1500 VAC for 1 minute</li> <li>(between output terminal and secondary circuit)</li> </ol>	Fuse COM.B


	[11] JW-13	24NS	(DC input : 16 points, relay output	it : 16 points)
			Terminal 0 to $7 \times 2$	Circuit diagram
	No. of i	nput	16 points	
	Rated input	t voltage	24 VDC	
	Input voltag	ge range	20 to 26.4 VDC	
1 1	Rated input	t current	4.8 mA TYP. (24 V)	0     1       0     2       0     3   Photo coupler Photo coup
	Inpu	ıt	5 Kohm TYP.	
	impeda	ance		
	Input ON	l level	20 V (3.5 mA) max.	
	Input OF	F level	8 V (1.5 mA) min.	
	Response OF	F→ON	10 ms max.	
	time ON	N→OFF	10 ms max.	4] 5
	Operation in	ndication	LED lights at ON condition	
	Insulation system		By photo coupler	
	Insulation		500 VDC, 10 Mohm min.	COMA COMA
	resistance		(between input terminal and secondary circuit)	
	Dielect	rical	500 VAC for 1 minute	
	strength		(between input terminal and secondary circuit)	
	Common system		1 common line for 16 points (no polarity)	
			Terminal 0 to $7 \times 2$	Circuit diagram
	No. of output		16 points	
	Output system		Relay	
	Max. open-close		250 VAC/30 VDC	
	voltage and current		2 A/point 2 A/common	
	Min. load		5 VDC, 10 mA	
	Operation	Mechanical	20,000,000 times min.	
Output port		Electrical	<ol> <li>Max. open-close voltage/current load: 100,000 times min.</li> <li>Inductive load (250 VAC, 0.5 A (COS Ø = 0.4)):200,000 times min.</li> <li>Inductive load (30 VDC, 0.5 A (T = 7 ms): 200,000 times min.</li> </ol>	
	Response OF	F→ON	10ms max.	3
	time ON	I→OFF	10ms max.	
	Operation indication		LED lights at ON condition	
	Insulation system		By relay	Power ~ COM.E
	Insulation		500 VDC, 10 Mohm min.	
	resistance		(between output terminal and secondary circuit)	
	Dielectrical		1500 VAC for 1 minute	
	strength		(between output terminal and secondary circuit)	
	Common system		1 common line for 4 points $\times$ 4 (no polarity)	
	Weight		320 g	
	Accessor		Expansion cable (4 cm) $\times$ 1	


# **18-4 Outline dimension drawings**

[1] Basic module




### (2) JW-1424K, JW-1442K, JW-1624K, JW-1642K





### (At connecting with JW-12KC)





# [2] Expansion module

(1) JW-112N, JW-112S, JW-114S, JW-1124NS

# 

# (2) JW-1324NS





18

[Unit: mm]

# Appendix

# Appendix-1 Address map of data memory

Relay number, timer/counter number, register number, byte address and file address are all octal notation.

# [1] Input relay

		•	Relay	number			
00007	00006	00005	00004	00003	00002	00001	00000
00017	00016	00015	00014	00013	00012	00011	00010
00027	00026	00025	00024	00023	00022	00021	00020
00037	00036	00035	00034	00033	00032	00031	00030
00047	00046	00045	00044	00043	00042	00041	00040
00057	00056	00055	00054	00053	00052	00051	00050
00067	00066	00065	00064	00063	00062	00061	00060
00077	00076	00075	00074	00073	00072	00071	00070
00107	00106	00105	00104	00103	00102	00101	00100
00117	00116	00115	00114	00113	00112	00111	00110
00127	00126	00125	00124	00123	00122	00121	00120
00137	00136	00135	00134	00133	00132	00131	00130
00147	00146	00145	00144	00143	00142	00141	00140
00157	00156	00155	00154	00153	00152	00151	00150
00167	00166	00165	00164	00163	00162	00161	00160
00177	00176	00175	00174	00173	00172	00171	00170
00207	00206	00205	00204	00203	00202	00201	00200
00217	00216	00215	00214	00213	00212	00211	00210
00227	00226	00225	00224	00223	00222	00221	00220
00237	00236	00235	00234	00233	00232	00231	00230
00247	00246	00245	00244	00243	00242	00241	00240
00257	00256	00255	00254	00253	00252	00251	00250
00267	00266	00265	00264	00263	00262	00261	00260
00277	00276	00275	00274	00273	00272	00271	00270
00307	00306	00305	00304	00303	00302	00301	00300
00317	00316	00315	00314	00313	00312	00311	00310
00327	00326	00325	00324	00323	00322	00321	00320
00337	00336	00335	00334	00333	00332	00331	00330
00347	00346	00345	00344	00343	00342	00341	00340
00357	00356	00355	00354	00353	00352	00351	00350
00367	00366	00365	00364	00363	00362	00361	00360
00377	00376	00375	00374	00373	00372	00371	00370

# [2] Output relay

	arparin	ciuy	Relay	number			
00407	00406	00405	00404	00403	00402	00401	00400
00417	00416	00415	00414	00413	00412	00411	00410
00427	00426	00425	00424	00423	00422	00421	00420
00437	00436	00435	00434	00433	00432	00431	00430
00447	00446	00445	00444	00443	00442	00441	00440
00457	00456	00455	00454	00453	00452	00451	00450
00467	00466	00465	00464	00463	00462	00461	00460
00477	00476	00475	00474	00473	00472	00471	00470
00507	00506	00505	00504	00503	00502	00501	00500
00517	00516	00515	00514	00513	00512	00511	00510
00527	00526	00525	00524	00523	00522	00521	00520
00537	00536	00535	00534	00533	00532	00531	00530
00547	00546	00545	00544	00543	00542	00541	00540
00557	00556	00555	00554	00553	00552	00551	00550
00567	00566	00565	00564	00563	00562	00561	00560
00577	00576	00575	00574	00573	00572	00571	00570
00607	00606	00605	00604	00603	00602	00601	00600
00617	00616	00615	00614	00613	00612	00611	00610
00627	00626	00625	00624	00623	00622	00621	00620
00637	00636	00635	00634	00633	00632	00631	00630
00647	00646	00645	00644	00643	00642	00641	00640
00657	00656	00655	00654	00653	00652	00651	00650
00667	00666	00665	00664	00663	00662	00661	00660
00677	00676	00675	00674	00673	00672	00671	00670
00707	00706	00705	00704	00703	00702	00701	00700
00717	00716	00715	00714	00713	00712	00711	00710
00727	00726	00725	00724	00723	00722	00721	00720
00737	00736	00735	00734	00733	00732	00731	00730
00747	00746	00745	00744	00743	00742	00741	00740
00757	00756	00755	00754	00753	00752	00751	00750
00767	00766	00765	00764	00763	00762	00761	00760
00777	00776	00775	00774	00773	00772	00771	00770

Byte address	
⊐0041	
⊐0042	
⊐0043	
⊐0044	
⊐0045	
⊐0046	
⊐0047	
⊐0050	
⊐0051	
⊐0052	
⊐0053	
⊐0054	
⊐0055	
⊐0056	
⊐0057	
0060	
0061	
⊐0062	
0065	
10066	
10067	
<u>⊐0070</u> ⊐0071	
70074	
<u> </u>	
<u>⊐0070</u> ⊐0077	

Byte address ⊐0000 ⊐0001 ⊐0002 ⊐0003 ⊐0004 ⊐0005 ⊐0006 ⊐0007 ⊐0010 ⊐0011 ⊐0012 ⊐0013 ⊐0014 ⊐0015 ⊐0016 ⊐0017 ⊐0020 ⊐0021 30022 ⊐0023 ⊐0024 ⊐0025 ⊐0026 ⊐0027 ⊐0030 ⊐0031 ⊐0032 ⊐0033 ⊐0034 ⊐0035 ⊐0036 ⊐0037

File address
000000
000001
000002
000003
000004
000005
000006
000007
000010
000011 000012
000013
000014
000015
000016
000017
000020
000021
000022
000023
000024
000025
000026
000027
000030
000031
000032
000033
000034
000035
000036
000037

V	D	L
۱	Γ.	Г

#### Appendix • 1

# [3] Auxiliary relay

			Relay i	number			
01007	01006	01005	01004	01003	01002	01001	01000
01017	01016	01015	01014	01013	01012	01011	01010
01027	01026	01025	01024	01023	01022	01021	01020
01037	01036	01035	01034	01033	01032	01031	01030
01047	01046	01045	01044	01043	01042	01041	01040
01057	01056	01055	01054	01053	01052	01051	01050
01067	01066	01065	01064	01063	01062	01061	01060
01077	01076	01075	01074	01073	01072	01071	01070
01107	01106	01105	01104	01103	01102	01101	01100
01117	01116	01115	01114	01113	01112	01111	01110
01127	01126	01125	01124	01123	01122	01121	01120
01137	01136	01135	01134	01133	01132	01131	01130
01147 01157	01146	01145 01155	01144 01154	01143 01153	01142 01152	01141 01151	01140 01150
01157	01166	01165	01154	01163	01152	01151	01160
01177	01176	01175	01174	01173	01172	01171	01170
01207	01206	01205	01204	01203	01202	01201	01200
01217	01216	01215	01214	01213	01212	01211	01210
01217	01226	01225	01224	01223	01222	01221	01220
01237	01236	01235	01234	01233	01232	01231	01230
01247	01246	01245	01244	01243	01242	01241	01240
01257	01256	01255	01254	01253	01252	01251	01250
01267	01266	01265	01264	01263	01262	01261	01260
01277	01276	01275	01274	01273	01272	01271	01270
01307	01306	01305	01304	01303	01302	01301	01300
01317	01316	01315	01314	01313	01312	01311	01310
01327	01326	01325	01324	01323	01322	01321	01320
01337	01336	01335	01334	01333	01332	01331	01330
01347	01346	01345	01344	01343	01342	01341	01340
01357	01356	01355	01354	01353	01352	01351	01350
01367	01366	01365	01364	01363	01362	01361	01360
01377	01376	01375	01374	01373	01372	01371	01370
01407	01406	01405	01404	01403	01402	01401	01400
01417	01416	01415	01414	01413	01412	01411	01410
01427	01426	01425	01424	01423	01422	01421	01420
01437	01436	01435	01434	01433	01432	01431	01430
01447 01457	01446 01456	01445 01455	01444 01454	01443 01453	01442 01452	01441 01451	01440 01450
01457	01456	01455	01454	01453	01452	01451	01450
01407	01400	01405	01404	01403	01402	01401	01400
01507	01506	01505	01504	01503	01472	01501	01500
01517	01516	01505	01514	01503	01502	01511	01500
01527	01526	01525	01524	01523	01522	01521	01520
01537	01536	01535	01534	01533	01532	01531	01530
01547	01546	01545	01544	01543	01542	01541	01540
01557	01556	01555	01554	01553	01552	01551	01550
01567	01566	01565	01564	01563	01562	01561	01560
01577	01576	01575	01574	01573	01572	01571	01570
01607	01606	01605	01604	01603	01602	01601	01600
01617	01616	01615	01614	01613	01612	01611	01610
01627	01626	01625	01624	01623	01622	01621	01620
01637	01636	01635	01634	01633	01632	01631	01630
01647	01646	01645	01644	01643	01642	01641	01640
01657	01656	01655	01654	01653	01652	01651	01650
01667	01666	01665	01664	01663	01662	01661	01660
01677	01676	01675	01674	01673	01672	01671	01670
01707	01706	01705	01704	01703	01702	01701	01700
01717	01716	01715	01714	01713	01712	01711	01710
01727 01737	01726	01725 01735	01724 01734	01723 01733	01722 01732	01721 01731	01720 01730
01737	01736	01735	01734	01733	01732	01731	01730
01747	01746	01745	01744	01743	01742	01741	01740
01767	01766	01765	01754	01763	01752	01761	01760
01777	0176	01705	01774	01703	01702	01771	01700
		01/10		01110			

Puto addrosa	
Byte address	
⊐0100	
⊐0101	
⊐0102	
⊐0103	
⊐0104	
⊐0105	
⊐0106	
⊐0107	
⊐0110	
⊐0111	
⊐0112	
⊐0113	
⊐0114	
⊐0115	
⊐0116	
⊐0117	
⊐0120	
⊐0121	
⊐0122	
⊐0123	
⊐0124	
⊐0125	
⊐0126	
⊐0127	
⊐0130	
⊐0131	
⊐0132	
⊐0133	
⊐0134	
⊐0135	
⊐0136	
⊐0137	
⊐0140	
⊐0141	
⊐0142	
⊐0143	
⊐0144	
⊐0145	
⊐0146	
⊐0147	
⊐0150	
⊐0151	
⊐0152	
⊐0153	
⊐0154	
⊐0155	
⊐0156	
⊐0157	
⊐0160	
⊐0161	
⊐0162	
⊐0163	
⊐0164	
⊐0165	
⊐0166	
⊐0167	
⊐0170	
⊐0171	
⊐0172	
⊐0173	
⊐0174	
⊐0175	
□0176	
⊐0177	

File add	Irace
0001	
0001	
0001	
0001	03
0001	
0001	05
0001	06
0001	07
0001	10
0001	11
0001	12
0001	13
0001	14
0001	
0001	
0001	17
0001	20
0001	
0001	
0001	23
0001	
0001	
0001	
0001	27
0001	
0001	31
0001	32
0001	33
0001	34
0001	35
0001	36
0001	
0001	
0001	
0001	
0001	
0001	11
0001	<u>44</u> 15
0001	
0001	
0001	
0001	
0001	
0001	-
0001	
0001	
0001	
0001	
0001	
0001	60
0001	61
0001	62
0001	63
0001	64
0001	65
0001	
0001	
0001	
0001	71
0001	
0001	73
0001	
0001	7 <u>4</u> 75
0001	
	76 77
0001	77

's address is special register.

			Relav i	number			
02007	02006	02005	02004	02003	02002	02001	02000
1		:	1			1	:
:	:	:	:	:	:	:	:
02777 03007	02776	02775	02774	02773	02772	02771 03001	02770 03000
:	03006	03005	03004	03003	03002	:	:
03777	03776	03775	03774	03773	03772	03771	03770
04007	04006	04005	04004	04003	04002	04001	04000
: 04777	: 04776	: 04775	: 04774	: 04773	: 04772	: 04771	: 04770
04777	04776	04775	04774	04773	04772	04771	04770
:	:	:	:	:	:	:	:
05777	05776	05775	05774	05773	05772	05771	05770
06007	06006	06005	06004	06003	06002	06001	06000
06777	06776	06775	06774	06773	06772	06771	06770
07007	07006	07005	07004	07003	07002	07001	07000
:							
07317	07316	07315	07314	07313	07312	07311	07310
07327 07337	07326 07336	07325 07335	07324 07334	07323 07333	07322 07332	07321 07331	07320 07330
07337	07336	07335	07334	07333	07332	07331	07330
07357	07356	07355	07354	07353	07352	07351	07350
07367	07366	07365	07364	07363	07362	07361	07360
07377	07376	07375	07374	07373	07372	07371	07370
07407	07406	07405	07404	07403	07402	07401	07400
07767	07766	07765	07764	07763	07762	07761	07760
07777	07776	07775	07774	07773	07772	07771	07770
10007	10006	10005	10004	10003	10002	10001	10000
:	: 10776	:	:	:	:	:	:
<u>10777</u> 11007	11006	<u>10775</u> 11005	<u>10774</u> 11004	<u>10773</u> 11003	10772 11002	<u>10771</u> 11001	10770 11000
:	:	:	:	:	:	:	:
11777	11776	11775	11774	11773	11772	11771	11770
12007	12006	12005	12004	12003	12002	12001	12000
12777	12776	12775	12774	12773	12772	12771	12770
13007	13006	13005	13004	13003	13002	13001	13000
		:	1			1	1
:		:	:		:	:	:
13777	13776	13775	<u>13774</u> 14004	13773	13772	13771	13770
14007	14006	14005 :	:	14003	14002	14001 :	14000
14777	14776	14775	14774	14773	14772	14771	14770
15007	15006	15005	15004	15003	15002	15001	15000
: 15577	: 15576	: 15575	: 15574	: 15573	: 15572	: 15571	: 15570
15607	15606	15605	15604	15603	15602	15601	15600
:	:	:	:	:	:	:	:
15677	15676	15675	15674	15673	15672	15671	15670
15707	15706	15705	15704	15703	15702	15701	15700
15717 15727	15716 15726	15715 15725	15714 15724	15713 15723	15712 15722	15711 15721	15710 15720
15727	15726	15725	15724	15723	15722	15721	15720
15747	15746	15745	15744	15743	15742	15741	15740
15757	15756	15755	15754	15753	15752	15751	15750
15767	15766	15765	15764	15763	15762	15761	15760
15777	15776	15775	15774	15773	15772	15771	15770

Byte address	
⊐0200	
⊐0277	
⊐0300	
⊐0400	
⊐0500	
⊐0577	
⊐0600	
⊐0677	
⊐0700	
⊐0731	
⊐0732 ⊐0733	
□0733	
⊐0735	
⊐0736 ⊐0727	
⊐0737 ⊐0740	
:	
⊐0776 ⊐0777	
⊐1000	
⊐1077	
⊐1100	
⊐1177	
⊐1200	
⊐1277	
⊐1300 :	
⊐1377	
⊐1400 :	
□1477	
⊐1500 i	
⊐1557 ⊐1560	
⊐1560 ∶	
⊐1567 ⊐1570	
⊐1570 ⊐1571	
⊐1572	
⊐1573 ⊐1574	
⊐1575	
⊐1576	
⊐1577	

F	ile address
	000200
	000277
	000300
F	000377
	000400
	000477
┢	000500
┝	000577
┢	000600
┢	000677
	000700
	000731
	000732 000733
	000733
	000735
	000736
	000737
-	000740
	000776
┢	000777
┢	001000
┝	:
┢	001077
$\vdash$	: 001177
	001200
┢	001277
	001300
	001377
-	001400
_	001477 001500
	001000
	001557
	001560
	001567
	001570 001571
	001571 001572
	001573
	001574
_	001575
	001576 001577
_	

] 's address is special relay, special register.

Appendix • 3

## [4] Timer/counter current value

Byte address

b0000 b0001 b0002 b0003 b0004 b0005 b0006 b0007 b0010 b0011 b0012 b0013 b0014 b0015 b0016 b0017 b0020 b0021 b0022 b0023 b0024 b0025 b0026 b0027 b0030 b0031 b0032 b0033 b0034 b0035 b0036 b0037 b0040 b0041 b0042 b0043 b0044 b0045 b0046 b0047 b0050 b0051 b0052 b0053 b0054 b0055 b0056 b0057 b0060 b0061 b0062 b0063 b0064 b0065 b0066 b0067 b0070 b0071

b0072 b0073

b0074 b0075 b0076

b0077

#### TMR/CNT number

R/CNT num	be
000	
001	
002	
003	
004	
005	
006	
007	
010	
011	
012	
013	
014	
015	
016	
017	
020	
021	
022	
023	
024	
025	
026	
027	
030	
031	
032	
033	
034	
035	
036	
037	

nt	value
	File address
	002000
	002001 002002
	002002
	002004
	002005
	002006
	002010
	002011
	002012
	002013
	002015
	002016
	002017
	002021
	002022
	002023
	002024
	002026
	002027
	002030 002031
	002032
	002033
	002034 002035
	002035
	002037
	002040
	002041 002042
	002043
	002044
	002045
	002040
	002050
	002051
	002052
	002054
	002055
	002056 002057
	002060
	002061
	002062
	002063 002064
	002065
	002066
	002067
	002071
	002072
	002073 002074
	002074
	002076
	002077

ТМ	R/CNT num	ber
	040	
	077	
	100	
	137	
	140	
	177	
	200	
	237	
	240	
	277	
	300	
	337	
	340	
	377	

Byte address <u>b0100</u> <u>b0101</u> <u>b0176</u>
b0101
b0176
b0177
b0200
b0200
b0201
b0276
b0277
b0300
b0301
b0376
b0370
b0377
b0400
b0401
b0476
b0477
b0500
b0501
:
:
b0576
b0577
b0600
b0600
b0600
b0600
b0600 b0601
b0600
b0600 b0601 b0676
b0600 b0601 b0676 b0677
b0600 b0601 b0676 b0677 b0700
b0600 b0601 b0676 b0677
b0600 b0601 b0676 b0677 b0700
b0600 b0601 b0676 b0677 b0700 b0701

Γ	File address 002100
ŀ	002101
┢	002101
ŀ	002176
	002176
	002177
	002200
ŀ	002201
	002201
	002276
	002277
	002300
	002301
	002376
	002377
	002400
	002401
	002476
	002477
	002500
	002501
ſ	002576
	002577
	002600
	002601
	002676
	002677
	002700
	002701
	002776

# [5] Register

Register	File address						
09000	004000	09100	004100	09200	004200	09300	004300
09001	004001	09101	004101	09201	004201	09301	004301
09002	004002	09102	004102	09202	004202	09302	004302
09003	004003	09103	004103	09203	004203	09303	004303
09004	004004	09104	004104	09204	004204	09304	004304
09005	004005	09105	004105	09205	004205	09305	004305
09006	004006	09106	004106	09206	004206	09306	004306
09007	004007	09107	004107	09207	004207	09307	004307
09010	004010	09110	004110	09210	004210	09310	004310
09011	004011	09111	004111	09211	004211	09311	004311
09012	004012	09112	004112	09212	004212	09312	004312
09013	004013	09113	004113	09213	004213	09313	004313
09014	004014	09114	004114	09214	004214	09314	004314
09015	004015	09115	004115	09215	004215	09315	004315
09016	004016	09116	004116	09216	004216	09316	004316
09017	004017	09117	004117	09217	004217	09317	004317
09020	004020	09120	004120	09220	004220	09320	004320
09021	004021	09121	004121	09221	004221	09321	004321
09022	004022	09122	004122	09222	004222	09322	004322
09023	004023	09123	004123	09223	004223	09323	004323
09024	004024	09124	004124	09224	004224	09324	004324
09025	004025	09125	004125	09225	004225	09325	004325
09026	004026	09126	004126	09226	004226	09326	004326
09027	004027	09127	004127	09227	004227	09327	004327
09030	004030	09130	004130	09230	004230	09330	004330
09031	004031	09131	004131	09231	004231	09331	004331
09032	004032	09132	004132	09232	004232	09332	004332
09033	004033	09133	004133	09233	004233	09333	004333
09034	004034	09134	004134	09234	004234	09334	004334
09035	004035	09135	004135	09235	004235	09335	004335
09036	004036	09136	004136	09236	004236	09336	004336
09037	004037	09137	004137	09237	004237	09337	004337
09040	004040	09140	004140	09240	004240	09340	004340
09041	004041	09141	004141	09241	004241	09341	004341
09042	004042	09142	004142	09242	004242	09342	004342
09043	004043	09143	004143	09243	004243	09343	004343
09044	004044	09144	004144	09244	004244	09344	004344
09045	004045	09145	004145	09245	004245	09345	004345
09046	004046	09146	004146	09246	004246	09346	004346
09047	004047	09147	004147	09247	004247	09347	004347
09050	004050	09150	004150	09250	004250	09350	004350
09051	004051	09151	004151	09251	004251	09351	004351
09052	004052	09152	004152	09252	004252	09352	004352
09053	004053	09153	004153	09253	004253	09353	004353
09054	004054	09154	004154	09254	004254	09354	004354
09055	004055	09155	004155	09255	004255	09355	004355
09056	004056	09156	004156	09256	004256	09356	004356
09057	004057	09157	004157	09257	004257	09357	004357
09060	004060	09160	004160	09260	004260	09360	004360
09061	004061	09161	004161	09261	004261	09361	004361
09062	004062	09162	004162	09262	004262	09362	004362
09063	004063	09163	004163	09263	004263	09363	004363
09064	004064	09164	004164	09264	004264	09364	004364
09065	004065	09165	004165	09265	004265	09365	004365
09066	004066	09166	004166	09266	004266	09366	004366
09067	004067	09167	004167	09267	004267	09367	004367
09070	004070	09170	004170	09270	004270	09370	004370
09071	004071	09171	004171	09271	004271	09371	004371
09072	004072	09172	004172	09272	004272	09372	004372
09073	004073	09173	004173	09273	004273	09373	004373
09074	004074	09174	004174	09274	004274	09374	004374
09075	004075	09175	004175	09275	004275	09375	004375
09076	004076	09176	004176	09276	004276	09376	004376
09077	004077	09177	004177	09277	004277	09377	004377

Register	File address	Register	File address	Register	File address	Register	File address
09400	004400	09500	004500	09600	004600	09700	004700
09401	004401	09501	004501	09601	004601	09701	004701
09402	004402	09502	004502	09602	004602	09702	004702
09403	004403	09503	004503	09603	004603	09703	004703
09404	004404	09504	004504	09604	004604	09704	004704
09405	004405	09505	004505	09605	004605	09705	004705
09406	004406	09506	004506	09606	004606	09706	004706
09407 09410	004407 004410	<u>09507</u> 09510	004507 004510	<u>09607</u> 09610	004607 004610	<u>09707</u> 09710	004707 004710
09410	004410	09511	004510	09611	004610	09710	004710
09412	004412	09512	004512	09612	004612	09712	004712
09413	004413	09513	004512	09613	004613	09712	004712
09414	004414	09514	004514	09614	004614	09714	004714
09415	004415	09515	004515	09615	004615	09715	004715
09416	004416	09516	004516	09616	004616	09716	004716
09417	004417	09517	004517	09617	004617	09717	004717
09420	004420	09520	004520	09620	004620	09720	004720
09421	004421	09521	004521	09621	004621	09721	004721
09422	004422	09522	004522	09622	004622	09722	004722
09423	004423	09523	004523	09623	004623	09723	004723
09424	004424	09524	004524	09624	004624	09724	004724
09425	004425	09525	004525	09625	004625	09725	004725
09426	004426	09526	004526	09626	004626	09726	004726
09427	004427	09527	004527	09627	004627	09727	004727
09430	004430	09530	004530	09630	004630	09730	004730
09431	004431	09531	004531	09631	004631	09731	004731
09432	004432	09532	004532	09632	004632	09732	004732
09433	004433	09533	004533	09633	004633	09733	004733
09434 09435	004434 004435	09534	004534 004535	09634 09635	004634 004635	<u>09734</u> 09735	004734
09435	004435	<u>09535</u> 09536	004535	09636	004635	09736	004735 004736
09436	004436	09537	004536	09637	004637	09737	004736
09440	004437	09540	004540	09640	004640	09740	004737
09441	004441	09541	004541	09641	004641	09740	004740
09442	004442	09542	004542	09642	004642	09742	004742
09443	004443	09543	004543	09643	004643	09743	004743
09444	004444	09144	004544	09644	004644	09744	004744
09445	004445	09545	004545	09645	004645	09745	004745
09446	004446	09546	004546	09646	004646	09746	004746
09447	004447	09547	004547	09647	004647	09747	004747
09450	004450	09550	004550	09650	004650	09750	004750
09451	004451	09551	004551	09651	004651	09751	004751
09452	004452	09552	004552	09652	004652	09752	004752
09453	004453	09553	004553	09653	004653	09753	004753
09454	004454	09554	004554	09654	004654	09754	004754
09455	004455	09555	004555	09655	004655	09755	004755
09456	004456	09556	004556	09656	004656	09756	004756
09457	004457	09557	004557	09657	004657	09757	004757
09460 09461	004460 004461	09560 09561	004560 004561	09660 09661	004660 004661	09760 09761	004760 004761
09461	004461	09562	004562	09662	004662	09762	004762
09463	004462	09563	004563	09663	004663	09763	004762
09464	004464	09564	004564	09664	004664	09764	004764
09465	004465	09565	004565	09665	004665	09765	004765
09466	004466	09566	004566	09666	004666	09766	004766
09467	004467	09567	004567	09667	004667	09767	004767
09470	004470	09570	004570	09670	004670	09770	004770
09471	004471	09571	004571	09671	004671	09771	004771
09472	004472	09572	004572	09672	004672	09772	004772
09473	004473	09573	004573	09673	004673	09773	004773
09474	004474	09574	004574	09674	004674	09774	004774
09475	004475	09575	004575	09675	004675	09775	004775
09476	004476	09576	004576	09676	004676	09776	004776
09477	004477	09577	004577	09677	004677	09777	004777

Register 19000	File address 005000	Register 29000	File address	Register 39000	File address
13000	000000	23000		33000	00/000
19077 19100	005077 005100	29077 29100	006077 006100	<u>39077</u> 39100	007077 007100
19177 19200	005177 005200	29177 29200	006177 006200	39177 39200	007177 007200
19277 19300	005277 005300	29277 29300	006277 006300	39277 39300	007277 007300
19377	005377	29377	006377	39377	007377
19400	005400	29400	006400	<u>39400</u> :	007400
19477	005477	29477	006477	39477	007477
19500 !	005500	29500	006500	39500	007500
19577	005577	<u>:</u> 29577	006577	39577	007577
19600	005600	29600	006600	<u>39600</u>	007600
<u>19677</u> 19700	005677 005700	<u>29677</u> 29700	006677 006700	<u>39677</u> 39700	007677 007700
19777	005777	29777	006777	39777	007777

# Appendix-2 ASCII code table

### (1) For binary/hexadecimal

 How to use ASCII code table Capital "A" is positioned in "4" of upper bit and "1" of lower bit. Therefore, ASCII code of A is "41(H)".

			Upper bit										
		0	1	2	3	4	5						
	0												
ir bit	1					А							
Lower bit	2												
	3												

									Up	oper	bit							
		Hexa- decimal	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
	Hexa- decimal	Decimal Binary	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	0	0000	NUL	DLE	SP	0	@	Р	Ì	р			S P	_	タ	11		
	1	0001	SOH	DC1	!	1	Α	Q	а	q			0	ア	チ	Д		
	2	0010	STX	DC2	11	2	В	R	b	r			Γ	イ	ッ	×		
	3	0011	ETX	DC3	#	3	С	S	с	s			Ţ	ウ	テ	Ŧ		
	4	0100	EOT	DC4	\$	4	D	Т	d	t			,	I	۲	ヤ		
	5	0101	ENQ	NAK	%	5	E	U	е	u			•	オ	ナ	ュ		
bit	6	0110	ACK	SYN	&	6	F	V	f	v			ヲ	カ	=	Э		
Lower bit	7	0111	BLE	ETB	'	7	G	W	g	w			ア	+	ヌ	ラ		
Ľ	8	1000	BS	CAN	(	8	Н	Х	h	х			イ	ク	ネ	リ		
	9	1001	ΗT	EM	)	9	I	Y	i	у			ウ	ケ	ノ	ル		
	Α	1010	LF	SUB	*	:	J	Ζ	j	z			I	コ	ハ	V		
	В	1011	VT	ESC	+	;	К	[	k	{			オ	サ	Ł			
	С	1100	FF	FS	,	<	L	¥	Ι	1			ヤ	シ	フ	ヮ		
	D	1101	CR	GS	—	=	М	]	m	}			ユ	ス	^	ン		
	E	1110	SO	RS		>	Ν	^	n				Э	セ	ホ	*		
	F	1111	SI	US	/	?	0		0	DEL			ッ	ソ	マ	o		

• This code table is JIS standard table and undefined parts are deleted.

### (2) For octal

 How to use ASCII code table Capital "A" is positioned in "10" of upper 2 digits and "1" of lower 1 digit. Therefore, ASCII code of "A" is "101<sub>(8)</sub>" in octal.

Upper											
04 05 06 07 08 10 11											
_	0										
Lower	1						Α				
Ľ	2										

									Uppe	er 2 d	digits						
	Octal	00	01	02	03	04	05	06	07	10	11	12	13	14	15	16	17
	0	NUL	BS	DLE	CAN	SP	(	0	8	@	Н	Р	Х	`	h	р	х
1	1	SOH	HT	DC1	EM	!	)	1	9	Α	Ι	Q	Y	а	i	q	у
digit	2	STX	LF	DC2	SUB	11	*	2	:	В	J	R	Ζ	b	j	r	z
er 1	3	ETX	VT	DC3	ESC	#	+	3	;	С	К	S	[	с	k	s	{
Lower	4	EOT	FF	DC4	FS	\$	,	4	<	D	L	Т	¥	d	Ι	t	1
	5	ENQ	CR	NAK	GS	%	—	5	=	Е	М	U	]	е	m	u	}
	6	ACK	SO	SYN	RS	&		6	>	F	Ν	V	^	f	n	v	
	7	BLE	SI	ETB	US	,	/	7	?	G	0	W		g	0	w	DEL

									Upp	er 2 o	digits						
	Octal	20	21	22	23	24	25	26	27	30	31	32	33	34	35	36	37
	0					SP	イ	—	ク	タ	ネ	///	リ				
	1					0	ウ	ア	ケ	チ	)	Ц	ル				
digit	2					Г	I	イ		ツ	ハ	X	レ				
er 1	3						オ	ウ	サ	テ	Ł	Ŧ					
ower	4					-	ヤ	I	シ	٢	フ	ヤ	ワ				
	5					•	ユ	オ	ス	ナ	^	ユ	ン				
	6					ヲ	Э	カ	セ	_	ホ	Ш	*				
	7					ア	ッ	+	ソ	ヌ	マ	ラ	o				

• This code table is JIS standard table and undefined parts are deleted.

# Appendix-3 Binary/octal/decimal/hexadecimal/BCD code correspondence table


Decimal	Binary	Octal	Hexadecimal	Binary Coded Decimal (4 digits)
0	0000000 0000000	0	0000	0000 0000 0000 0000
1	0000000 0000001	1	0001	0000 0000 0000 0001
2	0000000 00000010	2	0002	0000 0000 0000 0010
3	0000000 00000011	3	0003	0000 0000 0000 0011
4	0000000 00000100	4	0004	0000 0000 0000 0100
5	0000000 00000101	5	0005	0000 0000 0000 0101
6	0000000 00000110	6	0006	0000 0000 0000 0110
7	0000000 00000111	7	0007	0000 0000 0000 0111
8	0000000 00001000	10	0008	0000 0000 0000 1000
9	0000000 00001001	11	0009	0000 0000 0000 1001
10	0000000 00001010	12	000A	0000 0000 0001 0000
11	0000000 00001011	13	000B	0000 0000 0001 0001
12	0000000 00001100	14	000C	0000 0000 0001 0010
13	0000000 00001101	15	000D	0000 0000 0001 0011
14	0000000 00001110	16	000E	0000 0000 0001 0100
15	0000000 00001111	17	000F	0000 0000 0001 0101
16	0000000 00010000	20	0010	0000 0000 0001 0110
17	0000000 00010001	21	0011	0000 0000 0001 0111
18	0000000 00010010	22	0012	0000 0000 0001 1000
19	0000000 00010011	23	0013	0000 0000 0001 1001
20	0000000 00010100	24	0014	0000 0000 0010 0000
21	0000000 00010101	25	0015	0000 0000 0010 0001
22	0000000 00010110	26	0016	0000 0000 0010 0010
23	0000000 00010111	27	0017	0000 0000 0010 0011
24	0000000 00011000	30	0018	0000 0000 0010 0100
25	0000000 00011001	31	0019	0000 0000 0010 0101
26	0000000 00011010	32	001A	0000 0000 0010 0110
27	0000000 00011011	33	001B	0000 0000 0010 0111
28	00000000 00011100	34	001C	0000 0000 0010 1000
29	00000000 00011101	35	001D	0000 0000 0010 1001
30	00000000 00011110	36	001E	0000 0000 0011 0000
31	00000000 00011111	37	001F	0000 0000 0011 0001
63	0000000 00111111	77	003F	0000 0000 0110 0011
255	00000000 11111111	377	00FF	0000 0010 0101 0101
9999	00100111 00001111	23417	270F	1001 1001 1001 1001
65535	11111111 11111111	177777	FFFF	

# Appendix-4 JW-13PG key operation

Below shows operation procedure to use JW-13PG for the JW10.


Mode


P: Program mode M: Monitor mode C: Change mode T: Terminal mode <sup>-</sup> I: Initial mode



Function		Operation procedure	Mode					
	Tunction		Ρ	Μ	С	Т	I	
		$\begin{array}{c} \bullet \\ \bullet $						
		→ <sup>52,75,1</sup> / <sub>SYS</sub> → ∰⊠ ENT → System memory clear						
N	lemory clear	→ 7 <sup>KI/Z</sup> ADRS → Program memory clear	0	$\times$	×	×	×	
		► Data memory clear						
		► BY Program memory and data memory clear						
		► SHET ► Â 0 - ► All initialize						
	rstem emory read	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} $	0	0	0	$\times$	$\times$	
	vstem emory write	System memory write (1 byte unit) Set data (HEX, OCT, DCML, bit pattern (1 word unit)	0	×	×	×	×	
m	vstem emory check de write	$ \begin{array}{c} 2 \\ CLR \end{array} \rightarrow \begin{bmatrix} 3 \\ SYS \\ SYS \end{bmatrix} \rightarrow \begin{bmatrix} c \\ 2 \end{bmatrix} \rightarrow \begin{bmatrix} c \\ 5 \\ \hline 5 \\ \hline 5 \\ \hline 7 \\ \hline 7 \\ \hline \\ ENT \end{bmatrix} = \begin{bmatrix} a \\ b \\ ENT \\ ENT \\ \end{bmatrix} $	0	$\times$	$\times$	$\times$	$\times$	
	ogram dress set	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array}\\ \end{array}\\ \end{array}\\ \end{array} \xrightarrow{7}\\ \end{array} \xrightarrow{7}\\ \end{array} \xrightarrow{6}\\ \end{array} \xrightarrow{0}\\ \end{array} \xrightarrow{7}\\ \end{array} $ Address set	0	0	0	$\times$	$\times$	
	Entry method for basic instructions	▼ Instruction key → Relay number → 書込 (+)						
entry	TMR/CNT instruction	$\begin{array}{c} \hline \text{TMR} & \hline \text{TMR/CNT number} & & \hline \\ \hline \text{ENT} & & \hline \\ \hline \text{CNT} & & \hline \\ \hline \\$						
Istruction	entry	$\begin{array}{c} \hline \\ \hline $						
Basic and application instruction entry		• F-xx instruction  FUN Function number  FUN	0	×	×	×	×	
asic and	Application instruction entry							
	<b>,</b>	Register/constant   (Repetition of number of instruction word setting)						
		(Repetition of number of instruction word setting)						

Function		Operation procedure				Mode					
			Ρ	Μ	С	Т	I				
iction entry	Register area selection	<ul> <li>Press the DATA CONST</li> <li>key to change the register area.</li> <li>□0000 → 09000</li> </ul>									
tion instru	Indirect address designation	Register number → 魚 → @Register number → 魚	0	×	$\times$	×	$\times$				
Basic and application instruction entry	Setting the register address	Display ⊐0000       →       Address         Display b000       →       Address         Display 09000       →       Register number set       →       Address         (0 to 3)									
P	Program write	<ul> <li>Write from address 00000</li> <li> <sup>1/2</sup> UIR → Instruction word → INSTREP → (+)     </li> <li>Write from a specified address     </li> <li>Program address set → INSTREP → Instruction → INSTREP → (+)     </li> </ul>	0	×	×	×	×				
		Write from an address where no program is written	-								
		<ul> <li>Read by specifying an address</li> <li>Program address setting</li> <li>         Image: Step (Action in the set of the</li></ul>									
F	Program read	<ul> <li>Read by searching for an instruction</li> <li>Instruction</li> <li>Instruct</li></ul>	0	0	0	×	×				
		<ul> <li>Read by searching data memory</li> <li>Data memory search</li> <li>(Read in address incrementing direction)</li> <li>(Read in address decrementing direction)</li> </ul>									





Function	Function Operation procedure					
		Ρ	Μ	С	Τ	I
	Change to program mode Change to initial mode (Select clock)					
	Set the "year" $\rightarrow$ , $\rightarrow$ Set the "month" $\rightarrow$ , $\rightarrow$ Set the "day" $\rightarrow$ , (Lower 2 digits of A.C.)				×	$\bigcirc$
Setting the time (JW-1424K/ 1624K)	Set the "day-of- the-week" Set the "hours" - Set the "minutes" - ,	×	×			0
	Set the "seconds"					
Time monitor	$\begin{array}{c} \ast \\ \bullet \\$	0	0	0	$\times$	$\times$
	Clear the monitor with the $\begin{bmatrix} 2 & 7 \\ CLR \end{bmatrix}$ key.					
Writing a program to an EEPROM	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array}\\ \end{array}\\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} $ } \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array}  }  } \\  }  } \\  }  }  }  }  }  }  }  }  }  }	0	×	×	$\times$	×
Reading a program from ROM	$ \begin{array}{c} 2 & 1 \\ CLR \end{array} \longrightarrow \left[ \begin{array}{c} A \\ EDT \end{array} \right] \longrightarrow \left[ \begin{array}{c} A \\ 0 \end{array} \right] \longrightarrow \left[ \begin{array}{c} B \\ 1 \end{array} \right] \longrightarrow \left[ \begin{array}{c} B \\ 1 \end{array} \right] (Read) \longrightarrow \left[ \begin{array}{c} SET \\ B \end{array} \right] \\ \longrightarrow \left[ \begin{array}{c} A \\ 0 \end{array} \right] (Stop) \end{array} $	0	$\times$	$\times$	$\times$	×
Error monitor	★       ★       Image: Step incrementing direction monitor)	×	0	0	$\times$	×
Password register	$ \begin{array}{c} \overset{\textit{PUT}}{\underset{CLR}{}} \longrightarrow \end{array} \begin{array}{c} \overset{\text{\tiny B}}{\underset{EDT}{}} \longrightarrow \end{array} \begin{array}{c} \overset{\text{\tiny B}}{\underset{1}{}} 1 \longrightarrow \end{array} \begin{array}{c} \overset{\text{\tiny B}}{\underset{1}{}} 1 \longrightarrow \end{array} \begin{array}{c} \overset{\text{\tiny Password register}}{\underset{(4 \text{ digits})}{\underset{(0 \text{ to } F)}{}} \longrightarrow \end{array} \begin{array}{c} \overset{\text{\tiny B}}{\underset{ENT}{}} \overset{\text{\tiny A}}{\underset{ENT}{}} \longrightarrow \begin{array}{c} \overset{\text{\tiny A}}{\underset{ENT}{}} 0 \end{array} (\text{Register}) \\ & & & & & & & & \\ & & & & & & & & \\ & & & & & & & & \\ \end{array} $	0	×	$\times$	$\times$	×
Password delete	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	0	×	×	×	×
Secret ON	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	0	×	×	×	×
Secret OFF	JW-13PG is connected with JW10's MMI port All initialize (0 to F) All initialize (Clear the system memory, and data memory)	0	0	0	×	×

# Appendix-5 Connection with an LCD control terminal

Below shows wiring method and setting value of the system memory when a SHARP's LCD control terminal (ZM-30E/L, ZM-40D/L, ZM-61E/T, ZM-70D/T) is connected to the JW10.

### [1] In case of connecting communication port

ZM-3	80E/L	ZM-40D/L		D/L ZM-61E		70D/T			JW10
C	N2	CN2		CN1		TB2		Shielded twisted pair cable	communi- cation port
Signal name	Pin no.	Signal name	Pin no.	Signal name	Pin no.	Terminal name		Λ	Terminal name
+RXD	10	+RD	24	+RD	24	+RD	$\vdash$		– L1
+TXD	12	+SD	12	+SD	12	+SD	$\square$		
-RXD	11	-RD	25	-RD	25	-RD	┝╌		L2
-TXD	13	-SD	13	-SD	13	-SD	$\vdash$		LZ
FG	1	FG	1	FG	1	FG	$\vdash$		SHLD

#### (1) Wiring

- Note 1: Connection to a ZM-30E/L, ZM-40D/L, or ZM-61E/T can be done on models with version 1.13 or later ROM code.
- Note 2: The termination resistance switches on the ZM-40D/L, ZM-61E/T, or ZM-70D/T must be set to "No termination resistance." If they are set to " termination resistance present," the JW10 may not communicate correctly.

#### (2) Setting of JW10 system memory

System memory no.	Setting value	Contents
#234	00(H)	Computer link mode
#236	30(H)	19200 bits/s, even parity, stop bit 2 bits, data length 7 bits
#237	001(8)	Station No. 001

#### (3) Setting of screen image creation software (ZM-31SE)

Item	Setting contents
Setting PLC model	SHARP (JW series)
Communication parameter	Baud rate [19200] bps., signal level [RS422]

# [2] In case of connecting with MMI port

#### (1) Wiring

ZM-3	ZM-30E/L ZM-40D/L		ZM-61	E/T, ZM	-70D/T		Shielded twisted	I\W10 M	/IMI port			
C	CN2		CN2		CN1		CN1			pair cable	<b>3W</b> 10 M	
Signal name	Pin no.	Signal name	Pin no.	Signal name	Pin no.	Terminal name		· · · · · · · · · · · · · · · · · · ·	Pin no.	Signal name		
+TXD	12	+SD	12	+SD	12	+SD	<u> </u>	<u>A</u>	2	RX		
-TXD	13	-SD	13	-SD	13	-SD	┣─	/ \	7	/RX		
+RXD	10	+RD	24	+RD	24	+RD	┣—	<u> </u>	3	ТΧ		
-RXD	11	-RD	25	-RD	25	-RD	<u> </u>	/ \	8	/TX		
FG	1	FG	1	FG	1	FG	$\vdash$	\V	4	PG/COM		
-							<u>`</u> ]		5	GND		

Note 1: The termination resistance switches on the ZM-40D/L, ZM-61E/T, or ZM-70D/T must be set to "No termination resistance." If they are set to " termination resistance present," the JW10 may not communicate correctly.

## (2) Setting of JW10 system memory

System memory no.	Setting value	Contents
#226	30(H)	19200 bits/s, even parity, stop bit 2 bits, data length 7 bits
#227	001(8)	Station number 001(8)

# (3) Setting of screen image creation software (ZM-31SE)

Item	Setting contents
Setting PLC model	SHARP (JW series)
Communication parameter	Baud rate [19200] bps., signal level [RS422]