



PC3JG-P-CPUTIC-6088PC3JG-CPUTIC-6125

OPERATION MANUAL

JTEKT CORPORATION





FOREWORD

Thank you very much for purchasing our Programmable Controller.

This operation manual is for TOYOPUC-PC3JG P-CPU Module(TIC-6088)/PC3JG-CPU(TIC6125).
 For safety use of this product, read carefully this manual and other related individual operation manuals altogether. Further, keep these manuals in file at an easily accessible place so that persons concerned can read them anytime as necessary.
 The distributor or dealer of this product is requested to hand over the said manuals to the end user without fail.
 The specification and other relevant information included in this Manual are subject to change due to better improvement without prior notice.
 Any product applicable to the strategic goods (or services) stipulated in the Foreign Exchange and Foreign Trade Control Act is subject to export license of the Japanese Government, where exported to overseas.

Should this product result in trouble during the guarantee period due to somewhat cause attributed to our responsibility, necessary device(s) or parts(s) shall be repaired or replaced at our discretion. For any other trouble or accident out of our responsibility, our company shall be released from the responsibility for injury which may arise from such a trouble or accident.

FOR SAFETY OPERATION

Before installing, operating, maintaining and checking, read carefully this Manual without fail for proper and safety operation and work. Any operator and any maintenance man who relate to this product (Programmable Controller) are requested to acquire the knowledge on devices, safety information and cautions before being engaged in the operation and maintenance. This Manual classifies the safety caution level into "WARNING" and "CAUTION" using alert symbols as follows.



Failure to observe the instructions given in this Manual could result in death or bodily injury of the operator.


Failure to observe the instructions given in this Manual could result in risk of bodily injury or physical damage to equipment, etc.

-	
	Don't overhaul the module and don't touch the module internals, with the power switch kept ON. Failure to observe this instruction could result in electric shock.
	Don't touch the terminals with the power switch kept ON. Failure to observe this instruction could result in electric shock.
	Execute write during PC run (write during run) only when cyclic operation of main equipment/machine is in shutdown. Failure to observe this instruction could result in breakdown of its device(s) and bodily injury from mis-operation, if any.
	In handling the lithium battery, read and observe " Lithium Battery Handling Cautions " given in this Manual. Improper handling would cause liquid leak, overheat, sparking, and fracture, which could then result in breakdown of units and devices and bodily injury.

	Regarding safe-related signals and emergency stop circuit, etc., handle those signals in external units without through this system.
CAUTION	 Use this product under an environment which meets the environmental general specification specified in this Manual. Don't attach/detach each module to/from its base, with the power switch kept ON. Don't touch directly the electronic circuits inside the module. Failure to observe this instruction could result in breakdown of the module by static electricity. The cautions on storage and transportation Since the memory part is in voltaic state by the internal battery when, as for this module, an external power supply is not supplied please keep it according to " 7.1 General specification." However, Ambient temperature is -20 - +60 °C. Moreover, please do not place this module directly on the thing with conductivity. 2.Please remove a battery, when you cannot keep this module for a long period of time (three months or more) or you cannot perform storage according to "7.1 General specification." The ambient temperature in this case is -25 - +70°C. Moreover, since an electric device is weak to dew condensation, please avoid dew condensation using a desiccant etc.

REVISION HISTORY OF OPERATION MANUAL

Operation manual revision No. is added as a part of Manual No. described on the cover sheet of the manual.



Series No. -

	Series No	Revision symbol
Revision No.	Date of Revision	Revision Details
2	2003.06.02	7.4.3. Specification of Output (correction of chart for PC3JGP)
3	2003.08.26	5.Error Alarm (correction of error contents) 7.2.2. User memory data (correction of I/O points)
4	2003.09.15	7.2.5. Table of special relays 7.2.6. Table of special registers
5	2004.01.14	 Installation and wiring (correction of installation and wiring) I/O module specification (addition of notes)
6	2005.01.10	Explanation of Programmer is unified to PCwin. The connection path function is added to Link parameter setup of DLNK-M2. Mark review of output module specification. Note addition to power supply module specification. The cautions on storage and transportation are added. The cautions about installation environment are added. The cautions about wiring for 5V cable are added.
7	2005.10.16	DLNK-M2 error-code explanation addition A special register and I/O Address part correction System configuration apparatus list reexamination
8	2006.01.01	The company name "TOYODA MACHINE WORKS,LTD" is changed to "JTEKT CORPORATION"
9	2006.04.01	Recommended change of communications cable, ferrules, crimping tool. Explanation change in error code D6 (collation error). The connection path setup is added to the link parameter. Addition of standard and user library function explanation. Addition of explanation at high-speed communication. Addition of the USB I/F cable to the composition equipment list.
10	2006.06.01	Display correction of OUT-11's blown fuse Addition to limitations when standard and user library is used. Notes when the link parameter is set are added.
11	2006.08.01	The size of the screw of the connector is added. PCwin of "Table of System Components" is corrected. "Restriction of SFC" is corrected.
12	2006.10.04	Correct missing description. Review of "Table of System Components"
13	2007.09.05	"RUN relay" explanation correction Correction of "Connector pins configuration" of OUT-28D and OUT-29D
14	2007.10.05	Correct missing description.
15	2008.11.07	The explanation is added for directive 2006/66/EC

Composition of Related Operation Manuals

Operation manual No.	Title	Outline
T-833#E	PC2J Series	This manual describes the basic operating procedure, functions, and specifications of PC2J Series.
T-307#E	PC2/PC2J/PC3J Series PROGRAMMING MANUAL	This manual describes the procedure for creating sequence programs used in PC2/PC2J/PC3J Series and how to use application commands.
T-826#E	PC Series PC LINK/ COMPUTER LINK	This manual describes the operating procedure, functions and specifications of PC Link and Computer Link.
T-735#E	PC2J/3J DLNK-M/M-C/M2	This manual describes the operating procedure, functions and specifications of DLNK-M2.
T-350#E	SFC programming	This manual describes the operating procedure, functions and specifications of the tool for SFC programming.
T-315#E	LIBRARY	This manual describes the operating procedure, functions and specifications of USER and STANDARD LIBRARY.

CONTENTS

	CONTENTS	1
1.		
	1.1. Features1.2. System connection	
	1.3 Table of System Components	
	1.4. Name and function of each panel switch and each lamp	
2	INSTALLATION AND WIRING	
	2.1 Environment for installation	
	2.2 Cautions in installing2.3 Actual mounting of each module	
	2.4 Wiring	
	2.4.1 Cautions in wiring	2-4
	2.4.2 Wiring of power module	
	2.4.3 Wiring for 5V power supply into additional I/O rack 2.4.4 Connection method	
ર	INITIAL SETTING	
	3.1. CPU setting before shipping	
	3.1.1. Program and parameters	
	3.1.2. Battery	
	3.2.1 CPU operation mode setting	
	3.2.2 Separate patterns of program data	3-11
	3.2.3 Program Execution	
	3.2.4 Inter-program data utilization 3.2.5 I/O module setting	
	3.2.6 Rack No. and slot No. at the time link parameter setting	
	3.2.7 Program creating sequence	
	3.2.8 Automatic setting of I/O modules and link parameters	
	TEST RUN 4.1 Check Items before test run	
	ERROR ALARM	
	5.1 Error ranks	
	5.2 Display of abnormality	5-2
	5.3 DISPLAYED ERROR'S TABLE	
	5.4 Special Register for Error Information Output 5.5 Error-related Information	
	5.6 Error message	
	5.7 Counteraction against CPU error	
	5.7.1 Self-diagnosis items and presumed (possible) causes 5.7.2 Error check flow chart	
	5.7.3 I/O module trouble analysis	
6	MAINTENANCE	
	6.1 Battery Replacement	
	6.2 fuse replacement	
	SPECIFICATIONS	
	7.1 General specification	
	7.2.1 Basic specification of CPU module	
	7.2.2 User memory data	7-3
	7.2.3 Parameters	
	7.2.4 I/O address table 7.2.5 Table of special relays	
	7.2.6 Table of special registers	7-35
	7.2.7 Command words	
	7.2.8 Equipment Information Memory 7.3 Link specification	
	7.4 I/O Specification	
	7.4.1 Allocation of connector pin	7-60
	7.4.2 Specification of input	7-63

7.4.3 Specification of Output	
7.5 I/O module specification	
7.5.1 Input module specification	
7.5.2 Output Module Specification	
7.5.3 Identification and function of each I/O module component	
7.5.4 Fuse Specification	
7.6 Base Specification	
7.7 Power Module Specification	
7.8 Selector Module Specification	
7.9 I/O Cable Specification	
7.10 I/O Branch Module Specification 7.11 I/O Conversion Cable Specification	
7.11 //O Conversion Cable Specification.	
7.12 Selector base specification	
7.12.1 Composition example of Selector Base	
8. LINK FUNCTION	
8.1. Link parameter setting	
8.2. Data link area 8.3. Commands	
8.3.1. Computer Link commands	
8.3.2. Ethernet commands	
8.4. Special Relays and Special Registers	
9. BUILT-IN FUNCTION	
9.1. Built-in computer link	
9.1.1. Communication commands	
9.1.2. Error report from Computer Link 9.2. Built-in PC Link	
9.2. Built-III PC Link. 9.2.1. The outline of PC Link operation	
9.2.2. Timing with PC operation	
9.2.2. Reset communication	
9.2.4. Unlinking Function	
9.2.5. PC Link status	
9.2.6. Inform abnormality of PC Link	
9.2.7. Flow chart to check PC Link abnormality	
9.3. Built-in DLNK-M2	
9.3.1. System Configuration	
9.3.2. Order of Power on	
9.3.3. Communication Reset	
9.3.4. Unlinking Function	
9.3.5. Communication Processing Time and Refresh Processing Time	
9.3.6. Communication Data Response Time	
9.3.7. Abnormality information of DLNK-M2	
9.3.8. Error information by CPU	
9.3.9. Communication Status	
9.3.10. Link file	
9.3.11. Error Contents and Supposed Causes 9.3.12. Error Check Flowchart of DLNK-M2	
9.3.12. EITOI CHECK FlowChart of DEINK-M2	
9.4. SN-1/F 9.5. Set built-in link parameter	
9.5.1. Set the rack, slot and link module.	
9.5.2. Computer Link	
9.5.3. PC Link	
9.5.4. DLNK-M2	
9.5.4.1. I/O Module Parameter Setting	
9.5.4.2. Link Parameter Setting	
9.5.4.3. COLLECTION OF DIAGNOSIS DATA	
9.5.4.3.1. Collection of Diagnosis Data by Link Parameter	
9.5.4.3.2. General-purpose Status	
9.5.4.3.3. Error Record Reset / Arbitrary Reading Switch Format	
9.5.4.3.4. Diagnosis Data Map	
9.5.4.4. Message Communication Function	
9.6. Special register	

10.1. Monitor operating sta	ate	10-1
	nication state	
•		
	EQUENTIAL FUNCTION CHART)	
12.1. I/O operation panel.		12-1
12.2. I/O Check (for Output	ut)	12-2
	ensional outline drawing	
	PC3JG	
	Selector module	
Appendix 1-4	I/O module	
Appendix1-5	Base	
Appendix1-6	Selector Base	6
Appendix1-6 Appendix1-7	Selector Base Installation dimension	6 7
Appendix1-6 Appendix1-7 Appendix 2. Ot	Selector Base Installation dimension hers	6 7 1
Appendix1-6 Appendix1-7 Appendix 2. Ot Appendix 2-1	Selector Base Installation dimension hers Module type discriminating codes	
Appendix1-6 Appendix1-7 Appendix 2. Ot Appendix 2-1 Appendix 2-2	Selector Base Installation dimension hers Module type discriminating codes Individual current consumption of each module	
Appendix1-6 Appendix1-7 Appendix 2. Ot Appendix 2-1 Appendix 2-2 Appendix 2-3	Selector Base Installation dimension hers Module type discriminating codes Individual current consumption of each module Error in self-contained clock	
Appendix1-6 Appendix1-7 Appendix 2. Ot Appendix 2-1 Appendix 2-2	Selector Base Installation dimension hers Module type discriminating codes Individual current consumption of each module	

1. SYSTEM COMPONENTS

1.1. Features

TOYOPUC-PC3JG is the integrated system having such function as CPU function, communication function and I/O. Outside dimension of the CPU is the same with two slots module PC3J/PC2J and the CPU is mounted at CPU slot and slot 0 on base for PC3J/PC2J.

Function of CPU is the same with PC3J-CPU. Such abundant communication function as device net also installed and additionally 64 I/O is equipped as standard.

- (1) Execution of three independent programs PC is required to provide three functions of "equipment control", " equipment diagnosis " and " information processing". A clear and easy-to-see program becomes available by making these three sequence programs independent from each other. The PC3J able to make each program and its data area perfectly independent from others improves the efficiency in creation and edit of electric circuits.
- (2) Built-in equipment information memory

The PC3J Series can store various equipment information such as comments on sequence circuit, device symbols, cycle chart, etc. Based on these equipment information, the PC3J Series can display, by peripheral equipment (PCwin), etc., information of commented circuit diagrams, cycle charts, equipment diagnosis result, etc. which are very useful for further maintenance of equipment.

(3) Compatibility with PC2J


user needs.

Sequence programs created in PC2 Series can be executed as are with this PC3J series, whereby further continued use of the conventional assets is ensured. (Waste is eliminated.)

- (4) Further use of PC2 Series peripheral devices allowed. The PC3J series is provided with "PC2 Compatible Mode" allowing further use of the peripheral devices for PC2 Series.
 (Note) PC2 Series peripheral equipment can not be used in mode other than "PC2 Compatible Mode". PC3J Series can be used as "PC2 Compatible Mode" by writing applicable program by PC2 Series peripheral equipment.
- (5) Flexible user memory Twelve (12) different user memories are selectively available by allocation flexibly corresponding to
- (6) Built-in communication port Total two ports are equipped as standard; one is port for CMP link (computer link) or PC link or SN-I/F, the other port for DLNK-M2.
- (7) 64-point of I/O
 32-point for signal I/O (16/16) and 32-point for device I/O are equipped as standard.
- (8) High speed processing Processing speed of basic commands at 0.08 µs/word (min) and that of applied commands at 0.60 µs/word (min) faster than those in PC2 allow high speed processing of versatile sequence programs such as "equipment control", "equipment diagnosis", " information processing", etc.

1.2. System connection

(1) In case of connected to PC3J/PC2J



(2) Programmable software (Hellowin, PCwin)

If the past programmable software are used, the some functions in PC3JG are not usable.

(Note 3) Programmable software PC3JG								
	CPU mode DLNK (Note 1) Separate1-5 I/O 1024 I/O 1024							
	Single1-6 PC2 compatible	PC3JG	points or less	points or more	function	(Note 2)		
hellowin	0	×	0	×	×	×		
PCwin before Ver4.5	0	×	0	×	×	×		
PCwin Ver4.6	0	×	0	0	0	×		
PCwin Ver5.0 or later	0	0	0	0	0	0		

- (Note 1) In case of I/O 1024 points or less and no diagnosis function for DLNK, set DLNK-M in the link parameter and the past programmable software is usable.
- (Note 2) For the details of the tool function, see [12. Tool] or the PCwin manual.
- (Note 3) PC3JG has the automatic switch function and make it possible to communicate faster than it is set by 38.4kbps.
 It is possible for PC3JG to communicate when it is set by 38.4Kbps or AUTO.
 High-speed communication would be possible by setting PCwin by AUTO.
 PC2J/PC3J series other than PC3JG communicates by 38.4kbps.

1.3 Table of System Components

Equipment, device	Name	Туре	Specification
	PC3JG-P-CPU	TIC-6088	Memory 180K word (60×3) Input 32 points (5mA)
PC3JG	PC3JG-CPU	TIC-6125	output 32 points (0.3A:16 points),(0.05A: 16 points) With computer link/PC link/ SN-I/F and DLNK-M2 function
Lithium battery	For PC3J CPU	TIP-5426	Rechargeable battery for PC3J CPU
Connector	Connector for external connection	TIP-5867	For square shape connector soldering 40pin resin case
Selector	SELECTOR	THU-2765	
Power unit	POWER1	THV-2747	AC85~264V input,DC5V 4A output
	POWER2	THV-2748	DC24V input,DC5V 4A output
	8-slot base	THR-2766	
	8-slot base2	THR-2872	I/O connector 2 pieces
Base	6-slot base	THR-2813	
	4-slot base	THR-2775	
	2-slot base	THR-2814	
	8 slot selector base	THR-5643	Selector function internally stored dedicated base for 8 slots increasing
Selector base	6 slot selector base	THR-5644	Selector function internally stored dedicated base for 6 slots increasing
	4 slot selector base	THR-5645	Selector function internally stored dedicated base for 4 slots increasing
	I/O cable 0.5m	THY-2770	<u> </u>
I/O cable	I/O cable 1m	THY-2771	
I/O branch modul	e	THU-2774	For additional base when other than 8-slot base 2 is used.
	IN-11	THK-2749	16 points AC100V input
Input	IN-12	THK-2750	16 points DC24V input
	IN-22D	THK-2871	32 points DC24V input
	OUT- 1	THK-2751	8 points triac output, 1A/point, 4A/8 points
	OUT- 3	THK-2931	8 points, relay independent contact output (AC240/DC24V) 2A/point
	OUT- 4	THK-5040	8 points triac output, 1A/point, 4A/8 points, AC100/240V
	OUT-11	THK-2795	16 points triac output, 0.5A/point, 2A/8 points
Output	OUT-12	THK-2752	16 points, relay contact output, 2A/point, 5A/8 points
	OUT-15	THK-2790	16 points MOS-FET output (-) common , 1A/point, 4A/8 points
	OUT-16	THK-2791	16 points MOS-FET output (+) common , 1A/point, 4A/8 points
	OUT-18	THK-2753	16 points, transistor output (-) common, 0.5A/point, 2A/8points
	OUT-19	THK-2754	16 points, transistor output (+) common, 0.5A/point, 2A/8points


Equipment, device			Name	Туре	Specification		
Octored	OUT-28D		28D	THK-2870	32 points transistor output (-) common , 0.2A/point,	2A/16 points	
Output		OUT-29D		THK-5025	32 points transistor output (+) common , 0.2A/point, 2A/16 points		
Serial I/O	SI	0		THK-2782	RS-232C 0.3~19.2Kbps 2ch		
PC1 bus interface	PC	C1-I/	0-I/F	THK-2783	For PC1 bus coupling		
High speed counter	C	SU	NTER	THK-2932	50kpps 1 and 2 phase		
Pulse output	ΡL	JLSE	OUTPUT	THK-5109	245, 730pps forward pulse /reverse pulse		
	AI	D-1		THK-7936	1~5V,4~20mA,4 points		
Analog input	AI	D-2		THK-7937	1~10V,4 points	·	
	AI	D-3		THK-7938	-5~5V,4 points		
	D	4-1		THK-7931	1~5V,4~20mA,2 points		
Analog output	D	4-2		THK-7932	1~10V,2 points		
Mation controller	AF	-1K-	С	AF1K-C	Control of Single-axis CNC Unit AF1K		
Motion controller	М	A1K	-C	MA1K-C	Control of Multi-axis Controller MA1K		
PC/CMP link	C/CMP-LINK		P-LINK	THU-2755	PC link (19.2/57.6 Kbps,16 ST, 512 points) or 1 port		
2-port link	2	POF	RT-LINK	THU-2927	computer link (selection of 0.3~19.2Kbps 32 stations)	2 ports	
PC/CMP link 2			4-wire communication available , subject to sar specification as PC/CMP link.	ne			
2-port M-NET	2	POF	RT M-NET	THU-5093	M-NET SPEC.(8 stations, 256 points)	2 ports	
High speed PC link	HPC-LINK THU-275		THU-2758	625Kbps, 32 stations, 2048 points, 1792 b	ytes		
	ME-NET		IET	THU-2797	1.25Mbps, 64 stations, 2048 points, 2048	bytes	
ME-NET			ME -cable	TLY-2692	Cable set for coaxial cable lead-in		
		Options	ME-BNCL	TLY-2693	BNC connector terminal end, L-shape for coaxi	al cable	
			ME-BNCP	TLY-2708	BNC connector for coaxial cable		
High speed remote I/O, host	RI	MT-I	/O M	THU-2756	HOST, 625Kbps, 2048 points, max. 31 sta	tions	
High speed remote I/O, slave	RI	NT-I	/O S	THU-2757	Slave station		
FL-net Ethernet	FL	./ET	-T-V2	THU-5998	FL-net, I/F (interface) for Ethernet		
	Ч	DLN	K-M	THK-5398	Master module conforming to DEVICENET		
Daviasaat	J-[DLN	K-M-C	THU-6023			
Device net	J-[DLN	K-M2	THU-6099			
	J-DLNK-S		K-S	THU-5441	Slave module conforming to DEVICENET		
S-Link	S-	LIN	IK	THU-5291	I/F for SUNKS S-LINK		
B7A-Interface	B7	7A-1/1	=	THU-5297	I/F for OMRON B7A 10 Input Points Type	9	
Sub CPU	SI	JB-	CPU	THC-5058	Memory 16K words, SIO function built in		
For the detaile	of a	no	cial modulo c	nd program	mer, see the respective individual Instruction	n Manuala	

For the details of special module and programmer, see the respective individual Instruction Manuals.

	Equipment, device		Name	Туре	Specification
		PC3J/PC2J-I/O MOMITOR2*1		THA-5137	Monitor such as register (I/O monitor cable : THY-2905 is required to connect with PC3JG.)
		1/0	D monitor cable	THY-2905	Connection between I/O monitor and PC3G : 1.5m
ent		PCwin	Software for PC3JG (forWindowsXp/2000)	TJA-2032	Programming software (CD-ROM version) for SFC : Japanese
Peripheral equipment	Programmer			TJA-2031	Programming software (CD-ROM version) for SFC : English
				TJA-6285	Programming software (CD-ROM version) for SFC : French
				TJA-6233	Programming software (CD-ROM version) for SFC : Chinese
				TJA-6058	Programming software (CD-ROM version) for SFC : Czech
				Personal computer connection cable2	TXY-6071
			USB I/F cable		Connection between TOYOPUC and PC (USB)

Refer to respective operation manual concerning peripheral equipment. *1 PC3JG division mode is not supported.

1.4. Name and function of each panel switch and each lamp




(1) PWR lamp

Indicates 5V power source is supplied on base unit. However the lamp is turned out when interruption of the power source is detected.

(2) RUN lamp

Indicates sequence program is under execution. Interlocked with RUN relay output for power supply module.

- (3) E/A lamp Lights when heavy or light abnormality and alarm are occurred.
- (4) Message display Displays state of CPU, ON/OFF display for I/O and error message.
- MOD push button switch
 Display content on display is changed over.
 [RUN state]->[Error code]->[I/O]->[link communication state]->[Library information]
- (6) INC push button switch In case of [Error code] or [I/O], the next content is displayed.



(7) Connector for peripheral equipment

Connects peripheral equipment.

*The size of the screw of the connector is M3 .

(8) Reset/start switch


CPU becomes set state when switch is turned to "RESET" side and outer output and inner relay are made OFF to stop program running. When the switch is turned to "START" side program execution is started. However the program is not started if stop signal is issued from peripheral equipment.

- (9) Fuse for control output Fuse for (Y010 ~ Y01F). Capacity of fuse is 3.2A.
- (10) Spare fuse Spare fuse provided for control output.
- (11) Input/output for control

Input is 16 points (5mA) and output is 16 points (0.3 A/point : 2A/16 points). Output for control is provided to drive relay and solenoid valve.

(12) Input/output for signal

Input is 16 points (5mA) and output is 16 points (0.05 A/point : 0.8A/16 points). Output for signal is provided to deliver signal to other device or LED lamp display. Do not connect such inductive load as relay or solenoid valve to output for signal.



(13) DLNK state display lamp

Displays state of DLNK.

MS: Running state of the hardware in DLNK communicating part is displayed. Green on: Normal state. Green blinking: Loading state of switch.

Red on: Hard error. Red blinking: switch setting error.

NS: Running state of DLNK network is displayed.

Green on: Normal state. Green blinking: On establishing the communication. Red on: Communicating on network is not possible. Red blinking: Communicating error in the slave.

DE: Running state of the hardware in DLNK-CPU. Off: Normal state. Red on: Hardware error. Red blinking: Communicating error in the slave.

(14) DLNK setting switch

Sync: Switch of the synchronization of the communication scanning and the sequence scanning and the non-synchronization.

OFF- non-synchronization, ON- synchronization


Stop: Switch of stopping CPU on the communication error and running CPU.

OFF-running, ON-stop

Hold: Switch of that output are OFF on stopping CPU and are held.

OFF-OFF, ON-hold

(15) DLNK communication terminal block This is terminal block for DLNK.



(16) CPU version seal

Indicates version of CPU. The version is stored at special register S2D1.

(17) SN-I/F, PC-Link, Computer-Link state lamp

The state of some one of SN-I/F, PC-Link or Computer-Link is displayed. Orange blinking: Communicating OFF: Stop communication

(18) Battery replacing seal

The seal is provided to enter the date the battery is replaced.

- (19) SN-I/F, PC-Link, Computer-Link terminal block This is terminal block for SN-I/F, PC-Link or Computer-Link.
- (20) Setting switch of the terminator for SN-I/F OFF: No connecting terminator, ON: Connecting terminator

2 Installation and wiring

This Section describes the installing and wiring procedures and related cautions.

2.1 Environment for installation

Avoid to install the PC at the following environments.


- (1)Place where ambient temperature exceeds the range of 0 to 55°C.
- (2)Place where ambient humidity exceeds the range of 30 to 85% RH.
- (3) Place where rapid temperature fluctuation results in dew condensation.
- (4)Place where corrosive gas and combustible gas exist inevitably.
- (5) Place where conductive powders such as dust, iron powder, etc., oil mist, salt content, and organic solvent exist much.
- (6)Place where strong electric field and strong magnetic field generate.
- (7)Place where the product is exposed to direct sun ray.
- (8)Place where vibration and impact are transferred to the product (PC).

When use environment is the above, please contain this equipment to the control box sealed in order to maintain good installation environment. Please do not keep the door of a control box opened wide. Moreover, when you use a fan etc. within a control box, please install so that a direct wind is not in charge of this equipment.


Please be careful in order to cause an unexpected situation, when a coarse particulate adheres to the portion equivalent to which a wind is directly so much.

2.2 Cautions in installing

(1) For smooth drafting or easy module replacement, keep a space of at least 50mm between upper module/lower module and other structures and parts, as illustrated below.




(2)Absolutely avoid to use modules in vertical position and horizontal position. The use in such positions causes poor drafting in modules.



2.3 Actual mounting of each module


(1) How to mount onto the base

1. Insert module's fixing claw in the lock (receptacle) hole of the base.



2. For mounting, push-in the module in arrow direction until it clicks.


Check the claw and hook for exact insertion in the hole. Failure to fix exactly the module could cause operation error. Caution it ! Particularly when this PC is used at an environment where it is exposed to significant vibration and shock, it is recommended to screw each module to the base. (Screw size: M3 × 8, with washer)



These screws are not included in each module. Prepare them at user side.

(2) How to remove module

- 1. Push down the upper hook of each module until it comes to end.
- 2. Draw the module frontward to remove it from the base, with its bottom supported, while pushing down its hook.




2.4 Wiring


2.4.1 Cautions in wiring

This paragraph describes the cautions to be observed in wiring of power cable or I/O cable, etc.

(1) In wiring, separate the power line to the PC body (power module) from the power line to I/O devices and main circuit devices respectively.



(2)Select and use low-noise power cables between cables and between cable and ground. When these lines are very noisy, connect an insulated transformer to these lines.



(3) Isolate the I/O signal line from main circuit line of high voltage and large current as far as possible. (keep a space of 100mm min between these two.) Avoid parallel wiring of these if possible.

- (4) Isolate DC24V I/O cable from AC100V cable.
- (5) The recommended cable for I/O signal is as follows.

Terminal block	Recommended	The pe
	cable size	differs
19P	0. 5mm ²	tempe

The permissible current capacity of cable differs depending on ambient temperature, insulator thickness, etc.

(6) Use of the following crimp terminals is recommended.

Manufacturer	Туре		
JAPAN	Eyelet terminal	0.5 - 3.7, 1.25 - M3, 2 - S3	
SOLDERLESS TERMINAL TRADING	Rectangular end-open terminal	1.25 - YS3A, 2 - YS3A	
COMPANY LTD.	Vinyl-insulated eyelet terminal	V0.5 -3.7, V1.25 - M3, V2 - S3	
	Vinyl-insulated rectangular end-open terminal	V1.25 - YS3A, V2 - YS3A	

- (7) Wire the I/O signal cables using another duct separately from main circuit cable, whether inside or outside the control panel. When using the duct wiring system, earth the duct securely.
- (8) When wiring by use of same duct is inevitable, use a batch-shielded cable and connect its shield end to FG terminal of NC rack.
- (9) Output short-circuit protection

The output module self-contains a fuse to protect itself from burning should a load be short-circuited. But this fuse can not protect the output module from overload. Therefore, use the output module within the ratings without fail.

(10) Parallel connection of loads

The number of loads which can be driven in parallel by the output module is determined by the starting current and rated current of loads actuated simultaneously.

Therefore, connect the loads so that the starting current does not exceed the fuse rating and, in addition, the rated current does not exceed the rated output current (per point) of the output module. Table below shows the reference number of loads for which parallel drive by OUT-1 is available.

Manufacturer	Туре	Quantity
FUJI ELECTRIC CO., LTD.	SRCa3631-0	4
	SRC3631-5-2	3
	SRCa3631-2	2
	SC-4	1

Note: Use auxiliary relay for a load which exceeds the ratings.


(11)Do not string a strong cable in 50mm zone from CPU module front.

(12)FG connection


FG terminal is provided on 5V terminal block of each base.

When additional base is installed, connect FG to one FG terminal.

2.4.2 Wiring of power module



* For wiring to the terminal block, use crimp terminal (Eyelet or Y-shaped terminal for M3) without fail.



Avoid to wire another power cable separately from additional I/O rack.

Avoid to supply the power into the power module of CPU rack, with I/O cable wired between additional racks, without supplying the power into the power module of additional rack. When connecting I/O cable of additional rack, exactly wire the power cable to the power cable to the power module. 2.4.3 Wiring for 5V power supply into additional I/O rack

Where more than 8 additional I/O modules, etc. in total are used, it is possible to operate PC by supplying 5V power into additional I/O racks from other power module, provided that the total current consumption of all modules in additional I/O rack is not more than 4A. In supplying 5V power, wire each cable of 5V, 0V and FG from the left end terminal on each base. Furthermore, note the following in wiring.

- (1)Be careful to avoid miss wiring of 5V, 0V and FG.
- (2)Use 5V cable and 0V cable as twisted.

Isolate 5V cable from main circuit line of high voltage and large current as far as possible.

(Keep a space of 100mm min between these two.) Avoid parallel wiring of these if possible.

(3) Absolutely avoid 5V cable wiring of rack to rack to which power module is connected. Doing so could result in damage of modules due to parallel run of the power modules.

(4)Recommended cable size and recommended crimp terminals for each wiring.

Recommended cable size		5	5.5mm²
	SOLDER-LESS	Eyelet terminals	5.5-S3, V5.5-S3 (vinyl-insulated)
terminals	TERMINAL TRADING COMPANY LTD.	Rectangular end-open terminal	5.5-S3A,V5.5-S3A (vinyl-insulated)


2.4.4 Connection method

(1) Wiring of SN-I/F, PC link and computer link

(SN-I/F)Connect wires to each terminal + , - and 0V as shown below:


Function	Terminal name	Content
	L1+	Communication +
SN-I/F	L1-	Communication-
	0V	Communication 0V (shield inner shell)
WI		de met comment contribe line to DOO IC

When you use as SN-I/F, please do not connect outside line to PC3JG and TOYOPUC-PCS.



(PC/CMP)Connect wires to each terminal + , - , 0V and FGas shown below:

Function	Terminal name	Content
	L1+	Communication +
Computer link	L1-	Communication-
PC link	0V	Communication 0V (shield inner shell)
	FG	connect to a base



Method of wiring the terminal block.

After crimping with a special stick terminal, the stick terminal is automatically fixed by inserting the stick terminal in the electric wire insertion hole.

When the stick terminal is pulled out, After pushing a release button (orange) on the electric wire insertion hole side, the electric wire is pulled out.

Recommended terminal : Al0.75-10GY made by phoenix contact (0.75sq for 1 wire)

: AI-TWIN2X0.75-10GY made by phoenix contact (0.75sq for 2 wires)

Recommended crimping tool : CRIMPFOX ZA3 or CRIMPFOX UD63 made by phoenix contact. Note 1) cover the bar terminal with a mark tube for preventing a short circuit.

Recommended cable

Double shield O-VCTF-SS 2C×0.75mm² CHUGOKU ELECTRIC WIRE & CABLE CO., LTD
 Double shield UL2464-DSS 2C×20AWG CHUGOKU ELECTRIC WIRE & CABLE CO., LTD


- · Double shield UL2464-2SB 2×20AWG KURAMO ELECTRIC CO.,LTD.

Note 1) Be sure to connect each cable with the power source cut off.


Note 2) Cable shall be sequentially wired one by one from module to module. Do not wire them in batch.

Note 3) To avoid operation error caused by external noise, do not make proximity wiring of communication cables in parallel to main circuit cable, etc. of high tension and strong current.

SN-IF wiring diagram




PC link wiring diagram




Computer link wiring diagram

(In case high rank computer requests RS-422 half-duplex responding)



(In case high rank computer requests RS-232C responding)

Be sure to use RS-232C/422 converter (Model TXU-2051) when computer is connected to high rank computer that responds to RS-232C.




(2) Wiring of DLNK-M2

DLNK communication cable is composed of five wires: 1) communication power source wires (24V,0V), 2) communication data wires (CAN-H,CANL) and 3) shield wire (DRAIN). The five wires can be identified by respective color and are complied with device net specifications.

(a) Wiring to DLNK-M2

Communication cable shall be connected as shown below:

Each wire of five DLNK-M2 wires is sealed to identify the content of respective purpose. Confirm that wire color and seal color is coincidence with each other.



■ Wiring to communication connector

The communication connector of DLNK-M2 is screw less terminal. The ferrule is crimped to the portion that turned to covering of the cable end, and it is clamped only by inserting the ferrule in the wire insertion port of the connector. When removing a cable, a cable is removed where the upper of an orange lever is pushed with a small minus driver.

The recommended ferrule and crimping tool

Item	Туре			Manufacturer		
	Kind of cable	Communication line	Power supply line	Shield line		
Ferrule	Thin Cable					
renue	Thick Cable	Inc.				
	AI: Ferrule with plastic sleeve , A: Ferrule without plastic insulating sleeve					
crimping tool	CRIMPFOX ZA3, CRIMPFOX UD6-4					

Note 1: The recommended ferrule mentioned above is a suitable ferrule for recommended communications cable (refer to (c)). Please use a suitable ferrule for the size of the conductor and the size of the insulator of each electric wire when you use a communication cable other than recommended one.

Note 2: Up to 1 ferrule can be inserted into a single insertion port. When connecting two wires, Twin-Ferrule is used. Note 3: Please mounts the terminating resistor in the branch unit.

(b)Wiring to branch unit

The following branch units are recommended. Please refer to each maker's manual for use. Please consider that if there is something specified for the end user.

Туре	Manufacturer
DCN1-1C	OMRON
DCN1-3C	OMRON

(c)Type of recommended communication cable

Be sure to use communication cable that is complied with device net specifications.

We recommend using following products as communication cable. Use these products depending on

your requirement.

Recommended communications cable

Kind of cable Manufacturer	Thin Cable	Thick Cable
OMRON CORPORATION.	DCA1-5C10	DCA2-5C10
SHOWA ELECTRIC WIRE & CABLE CO.,LTD.	TDN24U	TDN18U
KURAMO ELECTRIC CO.,LTD.	KND-SB(THIN)	KND-SB(THICK)

Note: The cable mentioned above is for fixed part. Please inquire of each maker about the cable for the moving part.

(d)Terminator


Be sure to install terminators at both ends of main line to stabilize communication line. Use $121\Omega \ 1/4W$ metal film resistor as terminator.

(e) Connection of Communication Power Source

Supply 24 V DC to the network power supply lines (V+, V-).

The network power supply is applied by using one of the terminal blocks inside the relay box or Tbranch.

Connect the network power supply so that 24 V (+) and 24 V (-) are supplied to the communication cable red and black lines respectively.




(f) Communication Cable Grounding

Connect the communication cable shielding wire (DRAIN) to the earth (ground).

Provide grounding only in one place of the network so that no ground loop is produced.


Provide this grounding as near the network center as possible, and do this with the relay box or Tbranch.

As shown below, connect the communication cable shielding wire with the earth terminal of network power supply <FG> for Class-D grounding (Class-3 grounding).




* The wiring diagram for other than the shielding wire is omitted.

- (g) Order of wiring and relation of station number
 - i. There is no need to wire the master and slaves in order.
 - (Refer to the figure below.)



ii. Wire the communication cable from module to module. In the case of wiring in multi-drop method, be sure to use relay box or T branch.



(h) Parallel approach with the power line

Avoid parallel adjacent wiring of the communication cable with high voltage power cable such as power line or so.

Arrange the communication line by separate duct from power circuit cable both in and outside of the control panel. In the case of pipe wiring, ground pipe in a secure manner.

3. Initial Setting


3.1. CPU setting before shipping

3.1.1. Program and parameters

The CPU is set as follows before shipping.

Program

Before shipping, the CPU operation mode is initially set to "PC3J Separate mode 1". Further, the circuit as illustrated below is written in the sequence program before shipping.



Parameters

The written parameters are set up per the table below.

Items		Setup values
CPU operation mode		PC3J Separate mode 1
Scan time value on timer	Initial program	10 ms
	Overall	100 ms
	I/O table reference error	Stop
Run status against error	Scan time over	Stop
	Applied command error	continue
Interrupt	External mask	All points mask ^{*1}
intendpt	Interrupt at periodic cycle	All points 0 (no interrupt) *1
	I/O module identification	Rack No.0,Slot No.0 : 3F
Allocation of I/O Module (0 to E racks, 0 to 7 slots)		Other slots: 7F (no module)
	I/O points allocation	Rack No.0,Slot No.0 : 64 points
	no points allocation	Other slots : 0 points (no allocation)
Link parameters		Rack No.0,Slot No.0 : DLNK-M2
		Other slots : Clear (no module)

*1 No INTERRUPT function available. Hence, these parameter values are all ineffective.

3.1.2. Battery

The PCJ3 is provided with a battery to back up data memory (data area for keep-relay, data register, etc.) against power interruption and to back up the built-in clock.


The battery connector is removed before CPU is shipped. Hence, the data memory and built-in clock are both not backed up. Before using the clock, preset it properly according to peripheral equipment (PCwin, etc.).


User programs (sequence program and parameters) and equipment information memory data (comments, etc.) are never cancelled even after removal of the battery, because they are stored in a flash memory wherein memory data are all held.

(1) Mounting procedure of battery connector

4) Lithium rechargeable battery (TIP-5426)

5) Battery replaced seal






Mounting procedure of battery connector

1) Mount battery side connector on main unit side connector.

Connector shall be mounted keeping front side of connector kept blank as shown figure below. Be sure to pay attention not connector forcing in or pulling lead wire of battery strongly. Otherwise failure should occur.



2) Enter date in battery replaced seal.

Although standard service life of battery is five years but actual service life will vary depending on actual service condition.

Be sure to replace with dedicated battery (Chargeable dry cell for PC3J-CPU: TIP-5426). Replacing procedure is referred to paragraph "6-1 Battery replacing".


(2) Lithium rechargeable battery (TIP-5426)

The PC3J CPU uses an exclusive lithium battery(^{*1}). This battery is always kept full charged by about 4 hours' current feed per day. If kept full charged, this battery can back up (^{*2}) for one year or more under normal temperature (25° C).

If "Battery voltage low" is detected, BATTERY ALARM (error code 0022) is output. (special relays V03 and VF0 turn ON)

If BATTERY ALARM fails to turn OFF even after charged 8 hours or more or if it turns ON immediately after charged, the possible cause is expiry of the battery life. In such a case, replace with new battery. The battery replacement cycle is 5 years though depending on the actual operating conditions. In replacing, use the specific battery (Charge type battery for PC3J-CPU: TIP-5426) without fail. For the replacing sequence, see "6-1 Battery Replacement".

*1 Appearance of lithium rechargeable battery (TIP-5426)



*2 This lithium charge battery backs up the data memory (data area for keep relay, data register, etc.) and the built-in clock. The guaranteed back-up period subject to full charge is 6 months (environmental temperature: 25°C).

User programs (sequence program and parameters) and equipment information memory data (comments, etc.) are never cancelled even after removal of the battery, because they are stored in a flash memory wherein memory data are all held.

(3) Data memory back-up

A lithium battery is provided to back up the data memory (data areas such as keep relay, data register, etc.) against power failure and to drive the built-in clock.

Should the PC is left with no current across it throughout more than 6 months, the battery life expires with consumption, which may disable to retain the data in the data memory.

In this case, this PC system incorporates the function to restore the content of the data memory, but the function is unable to restore 100% of the memory content.

On the other hand, The contents (sequence program and parameters) of user program and equipment information memory (comments, etc.) are never cancelled even against power failure, because they are stored in "flash memory" which can retain the stored data unchanged even in the case of power failure. Two different data back-up functions are provided to restore the contents of the data memory.


- Automatic Back-up : The function to automatically back up after power throw-in, requiring no further special operation.
- User Command Back-up : The function to back up the memory data in "ON->OFF" timing of special relay [V5F] for Program 1. This function can back up in any optional timing in accordance with sequence program or peripheral equipment, etc.

(3-1) Automatic Back-up

This is an automatic back-up function which starts simultaneously with power throw-in, requiring no further special operation.

Back-up timing :Simultaneously with power throw-inContent of processing :Data is stored in the flash memory, provided that the content thereof is
backed up correctly.

The data at the time of previous power break is backed up.



In the case of this function, data restored after once cleared (where cleared) is the data before twice power breaks.

All-time varying data, ex. present values on keep relay and counter which show equipment status can not be restored into the status immediate before data cancellation.

Hence, this function is effective to back up the data of constants (ex. non-variable data) which are stored in data register, etc.

Should the power be switched OFF during data back-up run, the back-up data in the flash memory become ineffective, existing no longer therein.

Note) This function is out of application to the buffer register area (EB register) and, therefore, It does not act for back-up to the flash memory. Other areas are backed up.

Where the power is broken on midway of writing in the flash memory after sequence program and equipment and, thereafter, writing in the flash memory is further continued after power throw-in, those data are not backed up automatically.

Writing sequence program and equipment information is unavailable while back-up data is being written in the flash memory.


(3-2) User Command Back-up

This function backs up data in "ON ->OFF" timing of special relay [V5F] for Program 1. This function can back up in any optional timing in accordance with sequence program or peripheral equipment, etc.

Back-up timing: This function starts backing-up, irrespective of CPU operation mode, whenever "ON->OFF" (fall differentiation) of special relay [V5F] for Program 1 is detected.

[V5F] keeps OFF when the power is switched ON.

Content of processing: Data is stored in the flash memory upon detection of "ON->OFF" (fall differentiation) of special relay [V5F] for Program 1. Special relay [V3A] for Program 1 keeps "ON" while writing in the flash memory.




Data are backed up in the order of extended register, data memory in each program, and extended bit area.

About 5 to 10 seconds is needed for writing in the flash memory. ! Attention: The scan time extends several 10 ms while back-up data is being written in the flash memory.

When using the User Command Back-up function, consider inverse affect on the scan time in advance.

Should the power be switched OFF during data back-up, back-up data in the flash memory are invalidated, hence no back-up data exists no longer therein. Therefore, never switch OFF the power (for about 5 to 10 seconds) until completion of the back-up processing. Special relay [V3A] for Program 1 keeps "ON" during data back-up processing. Completion or not of the back-up processing can be checked by this [V3A] relay.

When designating the back-up timing in accordance with sequence program, execute backing up in such timing that the data vary no longer with shutdown of the equipment.



When designating the timing in accordance with peripheral equipment, turn OFF special relay [V5F] for Program 1 after once turned ON, by the force ON/OFF function.

Note) Where edit and write of sequence program and equipment information write are executed when user command (ON->OFF of V5F) was executed, data back-up is in queue until complete write of sequence program and equipment information in the flash memory.

Writing sequence program and equipment information is unavailable while back-up data is being written in the flash memory.

This function is out of application to the buffer register area (EB register) and, therefore, It does not act for back-up to the flash memory. Other areas are backed up.

(3-3) Back-up data restoring

Where data memory (data areas such as keep relay, data register, etc.) is deemed as cleared upon initial check, the data memory is restored by the flash memory. In this case, the back-up data must exist in the flash memory. In such a case that the power is switched OFF during data back-up processing, back-up data in the flash memory is in effectuated and, hence, the data exists therein no longer. Thus, when no back-up data exists in the flash memory, the data memory is cleared to 0.

If restoration of sequence program and data memory is executed, error code "AD Data Error" is alarmed. RUN against data error can be set up, e.g. RUN stop and RUN can be set up. (Under PC2 Compatible Mode, setup RUN STOP is fixed.)

When data error "Error code AD" is alarmed, don't operate the equipment until right restoration of sequence program and data is confirmed.

After error occurrence, "Error code AD Data Error" is cleared by power re-throw in or RESET operation. And "Error code AE Data Error Non-check" is alarmed.

Furthermore, conduct time check on the built-in clock, too, and reset the time from peripheral equipment when deemed as necessary.

3.2 CPU Setting Procedure

3.2.1 CPU operation mode setting

Initially set CPU mode by peripheral equipment ^{*1}.

" Data area separate mode", " Data area single mode", and "PC2 compatible mode" are available as CPU operation mode. And program capacity and data capacity can be selected as necessary.

Data area separate mode : Data area single mode : PC2 compatible mode :	has independent data area every each program. data area in each program is common to other programs. Use of PC2 Series peripheral devices is allowed. However, the number of available programs is limited to one 32K words program (Program-1).
	Any function extended in PC3J is unable to be used under this mode.

*1The PC2 Series peripheral equipment (GL1,etc.) are available for use only when CPU operation mode is in PC2 compatible mode.

Under PC3 mode the PC2 series peripheral equipment can write sequence program (program + parameters).

After written by PC2 series peripheral equipment, PC2 compatible mode is automatically selected as CPU operation mode.

The PC3 Series peripheral equipment (Hellowin) is available for CPU operation modes except PC3JG mode.

The PC3 Series peripheral equipment (PCwin before Ver4.*) is available for CPU operation modes except PC3JG mode.

The PC3 Series peripheral equipment (PCwin Ver5.* or later) are available for all modes.

Relationship of CPU operation mode to program capacity and data capacity :

	Program capacity KW		Basic are	ea data cap	pacity KW	Extended	area data ca	pacity KW		
Mode		PRG1	PRG2	PRG3	PRG1	PRG2	PRG3	relay register	data	buffer
	Separate mode 1	16	16	16	8	8	8	8	-	-
	Separate mode 2	32	-	16	16	-	8	8	-	-
	Separate mode 3	16	32	-	8	16	-	8	-	-
	Separate mode 4	16	16	-	8	16	-	8	16	-
	Separate mode 5	16	-	16	16	-	8	8	16	-
	PC3JG	60	60*3	60*3	8	8	8	16	32	128
PC3	Single mode 1	16	16	16	24* ²			8	-	-
	Single mode 2	32	-	16	24* ²			8	-	-
	Single mode 3	16	32	-		24* ²		8	-	-
	Single mode 4	32	-	-		24* ²		8	16	-
	Single mode 5	16	-	-		24* ²		8	32	-
	Single mode 6	16	16	-		24* ²		8	16	-
PC2 co	ompatible	32	-	-	24	-	-	-	-	-

*2 The basic area data in single mode is common to each program.

*3 It is possible to use the standard library and the user library that exists in PC3JL by a combination with FB Library since ver.2.00 However, there are capacity limits in program 2 and program 3 when the standard library and user library are used by PC3JG mode. The user library can mount if the program capacity in P2 is 32KW or less. The standard library can mount if the program capacity in P3 is 32KW or less. It is possible to use 60Kw as usual if you don't use the standard library or the user library. (Please refer to "10.5 library information" for details.)

Please refer to the library manual (T-315) about the standard library and the user library.

Note: Change of operation mode would cause sequence programs and data hitherto to be canceled. Caution it ! In addition to the above, as CPU operation mode parameter execution/non-execution of program-2,-3 and its link with RUN signal can be selected.

Item		Selection value
Program execution ^{*1}	Program1	Effective [EXECUTE] (fixed)
	Program2	Effective /ineffective (Execute/non-execute)
	Program3	Effective /ineffective (Execute/non-execute)
RUN signal link ^{*2}	Program1	Link (fixed)
	Program2	Link /Non-link
	Program3	Link /Non-link

*1 Execution of Program-2 and-3 can be selected from the parameters.

*2 Link of program-2 and -3 with RUN signal is selected from the parameters. If "LINK" is selected and the applicable program stops, RUN signal turns OFF, linked with the program, then allowing stop of all the programs.

If "INEFFECTIVE" is selected, the applicable program (program-2 or -3) is not executed.


3.2.2 Separate patterns of program data

By presetting CPU operation mode, the PC3JG can select program capacity and data capacity as necessary.


- (1)Data area separate mode
 - Separate pattern 1

PRG1	PRG2	PRG3
Program 1 (16KW)	Program 2 (16KW)	Program 3 (16KW)
	I/O	
Basic area data	Basic area data	Basic area data
	Extended area data	


Separate pattern 2



Separate pattern 3




Separate pattern 4



Separate pattern 5

Program 1 (16KW)		Program 3 (16KW)
	I/O	
Basic area data		Basic area data
	Extended area data	


PC3JG mode




*1 There is a limitation when the standard and user library is used since ver.2.00. Please refer to 「10.5 library information」 for details.

(2)Data area single mode


Single pattern 1




Single pattern 2




Single pattern 3




Single pattern 4



Single pattern 5



Single pattern 6



(2)PC2 compatible mode

PRG1
Program 1
(32KW)
I/O
Basic area
data


3.2.3 Program Execution

The PC3JG can execute two or more programs, that is, three sequence programs maximum. In detail, these programs are executed in the order of program-1, program-2, program-3 and end processing. The number of programs and execution/ non-execution (^{*1}) of program-2 and -3 are set up using the

CPU operation mode parameters.

Furthermore, link/non-link (^{*2}) of program-2 and -3 with RUN signal is also set using the CPU operation mode parameters.


- *1 Execution of program-2 /-3 can be selected from the CPU operation mode parameters. If INEFFECTIVE(Non-execution) is selected, the applicable program (program-2 or 3) is not executed.
- *2 Link of program-2/-3 can be selected from the CPU operation mode parameters. If "LINK" is selected and the applicable program stops, RUN signal turns OFF linked with the program stop and all other programs stop simultaneously.
- (1) Program execution sequence



- *3 Initial program is a sequence program being executed only once whenever the power switch is turned ON or RESET/START is pressed.
- *4 showing label No. of subroutine program. 128 subroutines of S000 ~ S127 per program and 1024 subroutines of EL0000~EL1023 commonly available for jump and subroutine can be created respectively.

(2) Execution/non-execution of program

Execution/non-execution of program 2 and program 3 is set using the CPU operation mode parameters. Program for which non-execution was selected is not executed.




(3) Link of program with RUN signal

Link of program-2 and -3 with RUN signal can be selected from the CPU operation mode parameters. If "LINK" is selected and applicable program stops, RUN signal turns OFF linked with the program and all other programs stop simultaneously.

Link with RUN signal (by parameter setting)			RUN signal	status at progra	im stopping
Program-1	Program-2	Program-3	Program-1	Program-2	Program-3
Link (fixed)	Link	Link	OFF	OFF	OFF
Link (fixed)	Non-link	Link	OFF	Continued	OFF
Link (fixed)	Link	Non-link	OFF	OFF	Continued
Link (fixed)	Non-link	Non-link	OFF	Continued	Continued

(4) Execution of SFC program

The SFC program is executed after the main program of each program.




3.2.4 Inter-program data utilization

As mentioned in the foregoing subsection, the PC3JG can execute three different sequence programs maximum in the given order. These program data can be utilized mutually for each program without special setting.

(1) Data area separate mode

The basic area data are independent from each other every each program. On the other hand, the I/O area and extended area data are common to each program.


(1-1) Basic area



Where data area in other program is specified,

P* representing program No. (P1=Program-1, P2=program-2, P3= Program-3) is prefixed to each program address.


EX. P2- M100 : M100 of program-2 P3-D0000L: D0000L of program-3 (Byte below D0000) (1-2) I/O area and extended area



(2) Data area single mode The data area in each program is common to other programs.

Sequence	FRG1 (START) M100 M100 M100 M100 M100 M100 EM0000	Image: Start Image: Start Image: Start Image: Start Image: Start Image: Start <th>FRG3 ├───(^{START}) ┤ Y200 M300 ┤ ─── </th>	FRG3 ├───(^{START}) ┤ Y200 M300 ┤ ───
program		EM0000 Y200 H	X000 M310 H ← ← ← ← : (END) (PEND)
I/O area	(PEND)	(PEND) X000 Y200	
Basic area data		M100 M200 M300 M310 D0000	
Extended area data		EM0000	

PC2 compatible mode
 Under this mode the number of programs is limited to one program (Program-1).
 No extended area is available as the data area.



3.2.5 I/O module setting

I/O 64 points for signal I/O points (16/16) and for control I/O 32 points (16/16) are equipped at rack No. 0 and slot No. 0 as standard.

Setting data for I/O module in rack No. 0 and slot No. are following.

	Allocated point	Module identification code
PC3JG	64 points	3E
PC3JG-P	64 points	3F

I/O module setting of rack No. 0 and slot No.

3.2.6 Rack No. and slot No. at the time link parameter setting

Total two ports are equipped as standard; one is port for CMP link (computer link) or PC link or SN-I/F, the other port for DLNK-M2.

Rack No. and slot No. when setting the link parameter set CMP link(computer link) or PC link as a rack No. built-in and slot No. standard; DLNK-M2 as a rack No. and slot No.0. Link No. can freely be changed.

When you use it as SN-I/F, please give rack number and slot number as un-setting up.

Link module setting

Link	Link No.	Rack No.	Slot No.	Module name
CMP PC	Random	Built-in (F)	Standard (0)	Computer link PC link
DLNK	Random	0	0	DLNK-M2

(Note1) If built-in lack No., standard slot No. is not made setting, SN-I/F is selected.

In the case of PC2 compatible mode, it can be used as computer link.

(Note2)Even when not using built-in DLNK-M2, a link module needs to be set up.

It is necessary to choose ^[Do not] to slave in a detailed setup of a link parameter. (Note3)Please turn on the terminal switch when using it as SN-I/F. When you do not use it as SN-I/F, please turn OFF.

3.2.7 Program creating sequence

The creating sequence is mainly classified into two cases; one case that sequence program is not pre-created and another case that it is already pre-created.

(1) Case that sequence program is not pre-created:


STEP-1	Set CPU operation mode by the peripheral equipment.
STEP-2	Set parameters by the peripheral equipment and execute PROGRAM CLEAR in the peripheral equipment.
STEP-3	Start program creation.
STEP-4	Write the sequence program (program + parameters) in CPU.
STEP-5	Set the current time on the built-in clock by the peripheral equipment.
STEP-6	Set necessary data (data register, etc.) by the peripheral equipment.
STEP-7	Store the sequence program (program + parameters) in FDD, etc.

(2) Case that sequence program is already pre-created:

STEP-1	Read the sequence program (program + parameters) into the peripheral equipment from FDD, etc.
STEP-2	Check the parameters on the peripheral equipment and set them as necessary.
STEP-3	Write the sequence program (program + parameters) in CPU.
STEP-4	Set the current time on the built-in clock by the peripheral equipment.
STEP-5	Set necessary data (data register, etc.) by the peripheral equipment.
STEP-6	Store the sequence program (program + parameters) in FDD, etc.

3.2.8 Automatic setting of I/O modules and link parameters

 $\ensuremath{\mathsf{I/O}}$ modules and link parameters can be set automatically in CPU . For setting, follow the sequence given below.





Turn ON the power switch.

STEP-3

This completes automatic setting of I/O modules and link parameters. If error is detected at this stage, ERR lamp lights.

STEP-4

If no error, the sequence is put in RUN by RESET/START switch.

			Value (Automatic Setting by Cr O)					
Allocation of I/O module (0~E rack and 0~7 slot) of I/O module Allocation of I/O point Other: as actually installed Allocation of I/O point Rack No. 0 and slot No. 0:64 points Other: as actually installed Program 1 Lack No. 0 and slot No. 0 Program 1 Lack No. 0 and slot No. 0 Link parameter *1 (Link 1-2 ~ Link1-8) Program 2 (Link2-1 ~ Link2-8) Program 3 (Link 2-1 ~ Link2-8)	Item		Set value					
of I/O point Other: as actually installed Program 1 Lack No. 0 and slot No. 0 Link 1-1 High speed remote I/O Lack No. built-in and slot No. option Link parameter *1 (Link 1-2 ~ Link1-8) Program 2 Program 3 (Link 2-1 ~ Link 2-8) Program 3	Allocation of I/O module							
Lack No. 0 and slot No. 0 Link 1-1 High speed remote I/O Lack No. built-in and slot No. option (Link 1-2 ~ Link1-8) Program 2 (Link2-1 ~ Link2-8) Program 3 (Link 2-1 ~ Link 2-8)	(0~E rack and 0~7 slot)		· · · · · · · · · · · · · · · · · · ·					
	Link parame	ter * ¹	Lack No. 0 and slot No. 0 Link 1-1 High speed remote I/O Lack No. built-in and slot No. option (Link 1-2 ~ Link1-8) Program 2 (Link2-1 ~ Link2-8) Program 3					

I/O module and link parameter set value (Automatic setting by CPU)


*1 Only such name setting as lack No., slot No. and link module is implemented.

*2 Built-in link is allocated to link 1-1. Built-in DLNK is allocated as high-speed remote I/O. Set DLNK-M2 using peripheral equipment. Lack No. and slot No. are allocated from link 1-2 in program 1 in the order of their smaller number. They are also allocated to link 2- # in program 2 when actual installed link number exceeds 8.

However they are allocated to link 3- # in program 3 when CPU operation mode having no program 2 is selected.

No allocation is made for the link that is exceeded link number 8 when CPU operation mode having neither program 2 nor program 3 is selected.

4 Test Run



- · Cable size proper ?
- · Each terminal free from screw loose ?

4

5 Error Alarm

5.1 Error ranks

Error ranks are mainly classified as follows.

WARNING Run further continued.

This error rank does not cause system down, but would lead to system down if the error state is left as is.

RUN lamp and RUN display on status message display remain unchanged as usual.

MINOR ERROR Run further continued

Errors which are caused mainly by user program or incorrect setting by user and which are not considered as cause of serious affect on the system even if the sequence program is not stopped immediately. RUN lamp and RUN contact are remained unchanged as ON.

MAJOR ERROR Run stop

Errors which are caused mainly by system hardware and for which further continued operation of the system is considered to be difficult.

Once error of this rank occurred, the sequence program run is stopped and RUN lamp and RUN contact turn OFF simultaneously.

5.2 Display of abnormality

(1) E/A lamp (red) is lit when CPU is abnormal.

Error code is displayed in "Operation state monitor" mode of message display. Also error message can be confirmed at "Error code monitor" mode in message display.



Monitoring example of operation state

(Note) Pay attention at following items.

- LED display at important error will be as following:
- Run lamp is turn out and E/A lamp is lit (A pattern) in LED display when ordinal important abnormality is happened. (pattern A).
 - llem A).



· Run lamp is light out and ERR lamp flickers (B pattern) when such important abnormal as communication is incapable.

In this case error code cannot be read out. Sometimes error code is not stored at special register for error information output.



LED display will be following when abnormality is light.

· RUN lamp and E/A lamp light.



 \bullet : Light out \bigotimes : Light on

5.3 DISPLAYED ERRORS TABLE

	Error itomo		LE	ED lamp	os	Error re	Special relay		
	Error items	code	POWER	RUN	E/A	Power re-throw IN	Reset	Specia	a relay
Power source	POWER DOWN	0013	•	•	0	0	0	VC1	V01
Battery	BATTER VOLTAGE LOW	0022	0	0	0	-	-	VF0	V03
	PROGRAM MEMORY SUM CHECK ERROR	0#21	0	•	0	0	0	VC2	V01
Memory	SUBSIDIARY INFM SUM CHECK ERROR	0#23	0	ullet	0	0	0	VC2	V01
	UNDEFINED COMMAND	0#24	0	\bullet	0	0	0	VC9	V01
	SYSTEM CONTROL PROCESSOR ERROR	0035	0		0	0	0	VC0	V01
	SEQUENCE WORD PROCESSOR ERROR	0036	0	\bullet	O	0	0	-	-
	SEQUENCE PROCESSOR CLOCK ERROR	(0037)	0		0	0	0	-	-
	SEQUENCE PROCESSOR POWER DOWN	(0038)	0	ullet	0	0	0	-	-
	SYSTEM RAM ERROR	(0032)	0		0	0	-	-	-
	SYSTEM INTERRUPT ERROR	0039	0	•	0	0	-	VC0	V01
	ADDRESS CONVERSION ERROR	003A	0	ullet	0	0	-	VC0	V0 ⁷
	SEQUENCE PROCESSOR NO RESPONSE	(003B)	0	ullet	Ø	0	-	-	-
	I/O PORT ERROR	(003C)	0	lacksquare	0	0	-	-	-
	SEQUENCE PROCESSOR ERROR	(00A1)	0	•	0	0	0	-	-
	RAM DATA ERROR	00A2	0	ullet	0	0	0	VC2	V01
CPU	RTC ERROR	00A3	0	0	0	-	-	VF5	V03
	COMMAND PROCESS PROGRAM ERROR	00A4	0		0	0	0	VC2	V0 ²
	COMMAND PROCESS PROGRAM ALARM	00A5	0	0	0	-	-	VC2	V03
	SYSTEM PROGRAM ERROR	00A6	0	●	0	0	0	VC2	V0′
	SYSTEM PROGRAM ALARM	00A7	0	0	0	-	-	VC2	V03
	SEQUENCE PROCESSOR NO RESPONSE	(00A8)	0	•	0	0	0	-	-
	SEQUENCE RAM ERROR	00A9	0	lacksquare	0	0	0	VC0	V01
	SYSTEM PARAMETER ALARM	00AA	0	0	0	-	-	VC2	V03
	BACKUP MEMORY WRITE ERROR	00AB	0		0	0	0	VCA	V07
	BATTERY CIRCUIT ERROR	00AC	0		0	0	0	VC0	V01
	DATA ERROR	00AD	0	●/○	0	0	0	VC2	V01/V0
	DATA ERROR UNCHECK	00AE	0	0	0	-	-	VCB	V03
	CLOCK UNSET	00AF	0	0	0	-	-	VF5	V03

- #:0~3 0= System related error 1~3= Program related errors Displaying corre corresponding program Nos. This is 1 in the case of PC2 interchange mode.

○ : Lighting

() : Flashing Note: Occasionally error code is not stored.

• : Turn out (OFF)

O: Finally depending on parameter " running status against occurred" But the left (RUN OFF) is set before shipping.

			L	ED lamp	S	Error r	eset		
	Error items	Error code	POWER	RUN	E/A	Power re-throw IN	Reset	Specia	al relay
	I/O RACK F USED	0041	0	ightarrow	0	0	-	VC8	V01
	I/O RACK NO. OVERLAP	0045	0	•	0	0	-	VC8	V01
	I/O ADDRESS OVERLAP	0046	0	•	0	0	-	VC8	V01
	I/O POWER DOWN	0047	0	•	0	0	0	VC1	V01
I/O	I/O TABLE VERIFICATION ERROR	0048 004A	0	•/0	0	0	0	VE0	V01/V02
	I/O MODULE ERROR	0043	0	•	0	0	-	VC7	V01
	I/O MODULE ALARM	004B	0	0	0	0	-	VC7	V03
	I/O MODULE PARAMETER ERROR	0042	0	•	0	0	-	VC5	V01
	I/O ADDRESS SETTING ERROR	0049	0	•	0	0	-	VC8	V01
I/O bus	I/O ADDRESS BUSPARITY ERROR	0044	0	•	0	0	-	VC3	V01
	SCAN TIME OVER	0#31	0	•/0	0	0	0	VE1 *1	V01/V02
	APPLIED COMMAND ERROR	0#71	0	0,●	0	0	0	VE2 *2	V02/V01
	USER PROGRAM STACK-OVER	0#72	0	•	0	0	0	VC9 *3	V01
	NO END COMMAND	0#73	0	\bullet	0	0	0	VC9 *3	V01
	NO START COMMAND	0#74	0	•	0	0	0	VC9 *3	V01
	MASTER CONTROL ERROR	0#75	0	•	0	0	0	VC9 *3	V01
User program	APPLIED COMMAND ERROR 2 (For special module)	0#78	0	0,0	0	0	0	VE2 *2	V02/V01
	FOR-NEXT ERROR	0#79	0	\bullet	0	0	0	VC9 *3	V01
	RET ERROR	0#7A	0	•	0	0	0	VC9 *3	V01
	RETI ERROR	0#7B	0	\bullet	0	0	0	VC9 *3	V01
	LIBRARY CALL ERROR	0#7C	0	O/ \bullet	0	0	0	VE2 *2	V02/V01
	PRG , END EXECUTE	0#7D	0	•	0	0	0	VC9 *3	V01
	LABEL TABLE ERROR	0#76	0		0	0	0	VC6 *4	V01
User setting	PARAMETER SETUP VALUE ERROR	0#77	0	•	0	0	0	VC6 *4	V01
		Û			Y				Π

<pre>#:0~3</pre>	 ○ : Lighting ● : Turn out (OFF) ○ /● : Finally depending on parameter " running (● /○) status against occurred" But the left (RUN OFF) is set before shipping.

*1	Program-1 ~ -3 : VE8 ~ VEA	*2	Special relay every each program
*3	Program-1 ~ -3 : VD0 ~ VD2	*4	Program-1 ~ -3 : VD8 ~ VDA

	Error items		L	ED lamp	S	Error re	eset		
			POWER	RUN	E/A	Power re-throw IN	Reset	Specia	l relay
	SPECIAL MODULE OVER-ALLOCATION	0081	0	•	0	0	-	VC8	V01
	SPECIAL MODULE PARAMETER ERROR	0082	0	lacksquare	0	0	0	VC5	V01
	EXCESSIVE NO. OF INTERRUPT MODULES	0083	0	•	0	0	-	VC8	V01
	SPECIAL MODULE NUMBER OVER	0088	0	•	0	0	-	VC8	V01
	SPECIAL MODULE ERROR	0#84	0	\bullet	0	0	0	VC4	V01
	LINK PARAMETER ERROR	0#85	0	0	0	0	0	-	V03
Special module	LINK MODULE ALLOCATION ERROR	0089	0	0	0	0	0	VF2	V03
	LINK COMMUNICATION ERROR	0#86	0	0	0	0	0	-	V03
	EXTERNAL INTERRUPT ERROR	008A	0	ullet	0	0	0	VC4	V01
	NC COMMUNICATION ALARM 1	0#8B	0	0	0	0	0	-	V03
	NC COMMUNICATION ALARM 2	0#8C	0	0	0	0	0	-	V03
	2-PORT RAM ALARM	0#8D	0	0	0	0	0	-	V03
	COMMUNICATION DATA VERIFICATION ALARM 1	0#8E	0	0	0	0	0	-	V03
	NO MEMORY CARD	0025	0	\bullet	0	0	0	VCA	V01
	MEMORY CARD DATA TRANSFER ERROR	0026	0	٠	0	0	0	VCA	V01
Memory card	MEMORY CARD BATTERY VOLTAGE DROP	0027	0	0	0	-	-	VF1	V03
	MEMORY CARD DATA ERROR	0028	0		0	0	0	VCA	V01
		Û	·						

- #:0~3 0= System related error 1~3= Program related errors Displaying corresponding program Nos. This is 1 in the case of PC2
 interchange mode.

◯ : Lighting
 ● : Turn out (OFF)
 ○/ ● : Finally depending on parameter " running
 (●/○) status against occurred" But the left (RUN OFF) is set before shipping.

5.4 Special Register for Error Information Output

Register Content

If error is detected, error code, error related information and error detection time are stored in the special register to store error information. This register of 8-stage shift register structure can register errors up to 8 maximum. When the number of occurred error (stored errors) exceeds 8, the stored error information are cancelled in the order from the first stored information. (See below)

The error information stored in this register can be read by the peripheral equipment (PCwin).

	Address										
New	S200				HOST	SLAVE					
	S20A	Error 0 information		S200	Error	codes					
	S214	Error 1 information		S201	Error-related information 2	Error-related information 1					
	S21E	Error 2 information	$\left \right\rangle$	S202	Error-related information 4	Error-related information 3					
	S228	Error 3 information		S203	Error detection	on time (sec)					
	S232	Error 4 information		S204	Error detection	on time (min)					
	S23C	Error 5 information		S205	Error detection	on time (hour)					
	S246	Error 6 information		S206	Error detection	on time (day)					
Former	S24F	Error 7 information		S207	Error detectior	n time (month)					
		V	. \	S208	Error detection	on time (year)					
		Cancel		S209	Error detection time (day of week)	Error detection time (day of week)					
	(Note 1)Error-related information are stored with hexadecimal number. (Note 2)The current time of the built-in clock is stored.										

The data represents 1bit at 1 digit in BCD code. (EX. "0102" represents "12".)

Year data is represented by lower two digits of AD year and the "day of week" data is represented by $0 \sim 6$, which then correspond to Sunday ~ Saturday.

The information stored in this register are not cleared even after ERROR is reset.

Where ERROR clear is required, write "0000" in the register using the peripheral equipment (PCwin).

5.5 Error-related Information

The information effective to specify error causes and error-resulted units/devices are stored as " Error-Related Information" covering error items forecast. (stored with hexadecimal value.)

Error	E	E	rror-related	d informatio	on	Damadua
code	Error content	1	2	3	4	Remarks
0013	POWER DOWN	-	-	-	-	
0*21	PROGRAM MEMORY SUM CHECK ERROR	Area classification *	Sum data	Sum Calculated value	-	*1:Sequence
0022	BATTERY VOLTAGE LOW	-	-	-	-	
0*23	SUBSIDIARY INFORMATION SUM CHECK ERROR	Area classification *	Sum data	Sum Calculated value	-	*1: Parameter
0*24	UNDEFINED COMMAND	Program counter lower	Program counter upper	-	-	
0*25	NO MEMORY CARD	-	-	-	-	
0*26	MEMORY CARD DATA TRANSFER ERROR	Address lower	Address upper	Memory card data, lower	Memory card data, upper	
0*27	MEMORY CARD BATTERY VOLTAGE DROP	-	-	-	-	
0*28	MEMORY CARD DATA ERROR	Sum data	Check sum calculated value	-	-	
0*31	SCAN TIME OVER	Classification*	-	-	-	*1: Initial 2: Main 3: Overall
0032	SYSTEM RAM ERROR	Classification*	Address lower	Address upper	-	*1: System RAM
0035	SYSTEM CONTROL PROCESSOR ERROR	-	-	-	-	
0036	SEQUENCE WORD PROCESSOR ERROR	-	-	-	-	
0037	SEQUENCE PROCESSOR CLOCK ERROR	-	-	-	-	
0038	SEQUENCE PROCESSOR POWER DOWN	-	-	-	-	
0039	SYSTEM INTERRUPT ERROR	Classification*	-	-	-	* 0 ~ 7:INT0 ~ 7 FF:NMI
003A	ADDRESS CONVERSION ERROR	-	-	-	-	
003B	SEQUENCE PROCESSOR NO RESPONSE	-	-	-	-	
003C	I/O PORT ERROR	-	-	-	-	
0041	I/O RACK F USED	-	-	-	-	
0042	I/O MODULE PARAMETER ERROR	Rack No.	Slot No.	-	-	
0043	I/O MODULE ERROR	Rack No.	Slot No.	-	-	Fuse blown, etc.
0044	I/O ADDRESS BUS PARITY ERROR	Rack No.	-	-	-	
0045	I/O RACK NO. OVERLAP	-	-	-	-	
0046	I/O ADDRESS OVERLAP	Rack No. (1)	Rack No. (2)	-	-	
0047	I/O POWER DOWN	-	-	-	-	
0048	I/O TABLE REFERENCE ERROR	Rack No.	Slot No.	Registere d data	Mounted module	

Error		Er	ror-related	d informatio	Demerice	
code	Error content	1	2	3	4	Remarks
0049	I/O ADDRESS SETTING ERROR	Rack No.	-	-	-	
004A	I/O TABLE VERIFYING ERROR	Rack No.	Number of slots*	Number of slots in the base		* Number of slots judged from I/O table
004B	I/O MODULE ALARM	Rack No.	Slot No.	-	-	Fuse blown, etc
0*71	APPLIED COMMAND ERROR 1	Program counter lower	Program counter upper	Serial No. lower	Serial No. upper	
0*72	USER PROGRAM STACK-OVER	-	-	-	-	
0*73	NO END COMMAND	-	-	-	-	
0*74	NO START COMMAND	-	-	-	-	
0*75	MASTER CONTROL ERROR	Classification*	MC No.	MCR No.	-	*1: Nest Over 2: Number unmatching 3: No MCR 4: No MC
0*76	LABEL TABLE ERROR	Classification *(1)	Classification *(2)	Label No. lower	Label No. upper	*1-1: JUMP 2:CALL 3: INTERRUPT 4: START 5:EXTENDED LABEL 2-1: NO LABEL 2:UNMATCH 3: OUT OF NO. RANGE
0*77	PARAMETER SETUP VALUE	Parameter No.	-	-	-	
0*78	APPLIED COMMAND ERROR 2	Program counter lower	Program counter upper	Serial No. lower	Serial No. upper	I/O error with special module
0*79	FOR-NEXT ERROR	Classification*	Program counter lower	Program counter upper	-	*I: NO NEXT 2: NO FOR 3:NEST OVER 4: ADDRESS ERROR
0*7A	RET ERROR	Classification*	Program counter lower	Program counter upper	-	*1: NO RET 2: NO CALL
0*7B	RETI ERROR	Classification *1	Program counter lower *2	Program counter upper*2	-	 *1 1:NO RETI 2:NO INTERRUPT *2 Interrupt level in case of no RETI
0*7C	LIBRARY CALL ERROR	Classification *1	Classification *2	Label No. lower	Label No. upper	 *1 Error during FB (Library) Call 1: It is not Library-enabled 2 Library is already under execution. (Library was called from inside the library) 3: Label Number is outside the scope 4: Label Life is over 5: Label Number is not matching 6: SYS415 is not there 7: It is not useable program number 8: It is not useable operation pattern A: The library impracticable *2 A: FB library B: User library C:standard library
	ERROR IN LIBRARY	Step No. lower of calling source	Step No. upper of calling source	-	-	
0*7D	PRG . END EXECUTE	-	-	-	-	No END or RET, RETI commands
0081	SPECIAL MODULE ALLOCATION OVER	-	-	-	-	
0082	SPECIAL MODULE PARAMETER ERROR	Rack No.	Slot No.	-	-	
0083	EXCESSIVE NO.OF INTERRUPT MODULES	-	-	-	-	Interrupt module: Max. 4 pcs.

Error	–	E	rror-related	d informatio		
code	Error content	1	2	3	4	Remarks
0084	SPECIAL MODULE ERROR	Classification	Rack No.	Slot No.	-	*1: ALM 2: CPU DETECT 3: I/O MODULE DETECT
0*85	LINK PARAMETER ERROR	Link No.	-	-	-	
0086	LINK COMMUNICATION ERROR	Link No.	-	-	-	
0088	SPECIAL MODULE OVER QUANTITY	-	-	-	-	
0*89	LINK MODULE ALLOCATION ERROR	Rack No.	Slot No.	-	-	No link parameter setup
0*8A	EXTERNAL INTERRUPT ERROR	INTERRUP T LAVEL*	_	_	-	*FF in case of no cause
008B	NC COMMUNICATION ALARM 1	Classificatio n	NCOK value	PCOK value	-	 *1: NCOK is turned on. 2: NCOK keeps turned off for one minute. 3: NCOK is turned off.
008C	NC COMMUNICATION ALARM 2	Classificatio n	Refresh 00: Data 01: Command	-	-	* 1: PC-to-NC communication stop 2: NC-to-PC communication stop
008D	2-PORT RAM ALARM	1	Write data	Read data	-	Data bus alarm
		2	-	-	-	Address bus alarm
008E	COMMUNICATION DATA VERIFICATION ALARM 1	Higher order of address	Lower order of address	Read data	Write data	
00A2	RAM DATA ERROR	Classification	-	-	-	
00A3	RTC ERROR	Classification	-	-	-	* 1: I/F 2: Back-up
00A4	COMMAND PROCESSOR PROGRAM ERROR	-	-	-	-	
00A5	COMMAND PROCESSOR PROGRAM ALARM	-	-	-	-	
00A6	SYSTEM PROGRAM ERROR	Classification *	-	-	-	*1: ROM 2: RAM
00A7	SYSTEM PROGRAM ALARM	-	-	-	-	
00A8	SEQUENCE PROCESSOR NO RESPONSE	-	-	-	-	
00A9	SEQUENCE RAM ERROR	-	-	-	-	
00AA	SYSTEM PARAMETER ALARM	Classification	-	-	-	*1: ROM 2: RAM
00AB	BACK-UP MEMORY WRITE ERROR	-	-	-	-	
00AC	BATTERY CIRCUIT FAULT	-	-	-	-	
00AD	DATA ERROR	-	-	-	-	
00AE	DATA ERROR NON-CHECK	-	-	-	-	
00AF	CLOCK NON-SETUP	-	-	-	-	

5.6 Error message The error codes ,the error messages and the error informations are displayed on the PC3JD ,PC3JG , PC3JG-P. The error codes are displayed on the PC3JB ,PC3JB-G , PC3JB-GP. The lower 2 digits are displayed on the PC3JL. Other CPU has no display function.

Lowest two digits encode	Error message	Error content	Error information			on	Detailed information content
13	ER#:0013 POWER DOWN ER#:0*21	Power down	PRG:*				Program number
21	MEM.PARITY ERROR	Program memory sum check error	1110.				
22	ER#:0022 BATTERY ALARM	Battery voltage drop					
23	ER#:0023 PARAMETER ERROR	Auxiliary information sum check error					
24	ER#:0*24 UNDEFINED CODE	Undefined command	PRG:* PC :****				Program number
25	ER#:0025 NO IC-CARD	No m memory card					
26	ER#:0026 IC-CARD READ ERR	Memory card data transfer error					
27	ER#:0027 IC-CARD BAT. ALM	Memory card battery voltage drop					
28	ER#:0028 IC-CARD DATA ERR	Memory card data error					
31	ER#:0*31 SCAN TIME OVER	Scan time over	PRG:* INITIAL	PRG:* MAIN	PRG:ALL		Program number (ALL in case of total.) Main and initial
32	ER#:0322 SYSTEM RAM	System RAM abnormal					
35	STOTEM OF S ERROR	System control processor abnormal					
36	ER#:0036 WORD CPU ERROR	Word processor error					
37	ER#:0037 BIT CPU ERROR	Bit processor clock error					
38	ER#:0038 BIT CPU PWR.DOWN	Bit processor power down					
39	ER#:0039 SYSTEM INT.ERR.	System interrupt abnormal					
ЗA	ER#:003A ADDR. CONV.ERR.	Address conversion error					
3B	ER#:003B BIT CPU ACK ERR	Bit processing processor no response					
3C	ER#:003C SYSTEM I/O ERR.	I/O port abnormal					
41	ER#:0041 RACK NO.F USED	I/O rack F using					
42	ER#:0042 I/O PARAM.ERROR	I/O module parameter abnormal	RACK:* SLOT:*				Rack Slot
43	ER#:0043 I/O MODULE ERR.1	I/O module abnormal	RACK:* SLOT:*				Rack Slot
44	ER#:0044 BUS PARITY ERR.	I/O address bypass parity error	RACK:*				Rack
45	ER#:0045 RACK NO. ERROR	I/O rack No. overlap					
46	ER#:0046 I/O ADDRESS ERR.	I/O address overlap	RACK:*,*				Rack (Duplicated two)
47	ER#:0047	I/O power source power down					
48	ER#:0048 MODULE VERIFY ER	I/O table collate error	RACK:* SLOT:*				Rack Slot
49	ER#:0049 RACK ADDR. ERROR	I/O address setting abnormal	RACK:*				Slot
4A	ER#:004A RACK VERIFY ERR.	I/O table verifying error					
4B	ER#:004B	I/O module alarm					
71	ER#:0*71 FUNCTION ERROR 1	Application command error 1	PRG:* PC :****	PRG:* SER:****			Program number Program counter and serial number (alternately displayed)
72	ER#:0*72 STACK OVERFLOW	User program stack over	PRG:*				Program number
73	ER#:0*73 END NOT EXECUTE	No end command	PRG:*				Program number
74	ER#:0022 START NOT EXEC.	No start command	PRG:*				Program number
75	ER#:0*75 MADTER CONT REE.	Master control error	NEST MC : ***	NO MC MCR: ***		NO. ERR MC : ***	Classification (nest over, without MC and MCR and number not agreed) Display either MC No. or MCR No. depending on classification

Lowest two digits eracede	Error message	Error content	Error information			on	Detailed information content
76	FR#:0*76 LABEL ERROR	Label table error	N∩ L ***	N∩ S***	NO FRR EL****	START	Classification (without label and start/number out of range) Label number (either jump, call or extended label is displayed.)
77	ER#:0*77 PRG. PARAM. ERR.	Parameter set value abnormal					
78	ER#:0*78 FUNCTION ERROR 2	Application command error 2 (special module)	PRG:* PC :****	PRG:* SER:****			Program number Program counter and serial number (alternately displayed)
79	ER#:0*79 FOR - NEXT ERROR	FOR - NEXT error	NO NEXT PC :****	NO FOR PC :****	NESTERR PC :****	ADR. ERR PC :****	Classification (without NEXT and FOR, nest and address over) Program counter
7A	ER#:0*7A RET ERROR	RET error	NO RET PC :****	NO CALL PC :****			Classification (without return and no call) Program counter
7B	ER#:0*7B RETI ERROR	RETI error					
7C	ER#:0*7C LIB CALL ERROR	Library call error	STD LIB	STD LIB L ****	USR LIB	USR LIB L ****	Classification (Standard library, User Library) Detail classification (note 1), Label number
7D	ER#:0*7D PRG. FORMAT ERR.	PRG. END execution					
81	ER#:0081 FUNC. I/O OVER 2	Special module allocation over					
82	ER#0082 I/O PARAM. ERROR	Special module parameter abnormal	RACK:* SLOT:*				Rack Slot
83	ER#0083 INT. MODULE OVER	Excessive No. of interrupt modules					
84	ER#:0084 I/O MADULE ERR.2	Special module abnormal	RACK:* SLOT:*				Rack Slot
85	ER#:0*85 LINK PARAM. ERR. ER#:0*86	Link parameter abnormal	PRG :* LINK:* PRG :*				Program Link number Program
86	LINK ALARM	Link communication abnormal	LINK:*				Link number
88	ER#:0088 FUNC. I/O OVER 1	Special module number over	DAOK ±				
89	ER#:0089 FUNC. I/O ALARM	Link module allocation abnormal	SLOT:*				Rack (built-in link: L1and L2 = F, DLNK = 0) Slot (built-in link: L1and L2 = F, DLNK = 0)
8A	ER#:008A INT. MODULE ERR. ER#:00A1	External interrupt error					
A1	SEQUENCE CPU ERR	Sequence processing processor abnormal					
A2	ER#:00A2 RPM DATA ERROR ER#:00A3	RAM data abnormal					
A3	CLOCK ERROR ER#:00A4	RTC abnormal Command processing portion					
A4		program abnormal Command processing portion					
A5 A6	SEQ.CPU PRG. ALM ER#:00A6	program alarm System program abnormal					
A0	SYSTEM PROG. ERR ER#:00A7	System program alarm					
A8	SYSTEM PROG. ALM ER#:00A8 SEQ. CPU ACK ERR	Sequence processing processor no response		 			
A9	ER#:00A9 SEQUENCE RAM	Sequence RAM abnormal					
AA	ER#:00AA SYSTEM PARM. ALM	System parameter alarm					
AB	ER#:00AB FLASH WRITE ERR	Backup program memory writing error					
AC	ER#:00AC BATT.CIRCUIT ERR	Battery circuit abnormal					
AD	ER#:00AD DATA ERROR	Data abnormal					
AE	ER#:00AE NO CHECK DATA ER	Data abnormality is not confirmed.					
AF	ER#:00AF CLOCK NOT SET	Clock is not set.					

Mark " # " in error message column is error number and mark " * " is program number. note 1 : NOT ENB : It is not Library-enabled LIB RUN : Library is already executed. (Library was called from inside the library) NO. ERR : Label Number is outside the scope NO LABEL : Label Life is over NO. ERR : Label Number is not matching NO START : SYS415 is not there PRG ERR : It is not useable program number MODE ERR : It is not useable operation pattern

5.7 Counteraction against CPU error

This Chapter is to help maintenance men search true cause(s) and take proper counteraction/corrective action against it, when an equipment using TOYOPUC-PC3JG fails to work normally due to somewhat cause.

All maintenance men concerned are requested to read carefully the contents of other Chapters and Sections in this manual and the Programming Manual, before reading this Chapter, in order to fully know the functions of PC3JG and the programming procedure.

Kinds of error causes

Main causes which result in abnormal operation (generally operation stop) of the lines controlled can be mainly classified as follows by each devices.

- (1) Trouble of input and output devices (limit switch, solenoid valve, etc.)
- (2) Fault of control circuits (program)
- (3) Trouble of TOYOPUC itself
 - (a) Trouble of I/O Module
 - (b) Trouble of CPU Module
 - (c) Trouble of I/O cable

This Chapter describes the troubles and causes in item-(2) and -(3).


Trouble-shooting

- (1) Items to be first checked
 - 1. Do two or more errors occur or not simultaneously?

If the error code display unit displays different error codes alternately at 2-sec interval, it shows simultaneous occurrence of two or more errors. In such a case, check the time of error occurrence from the register data wherein error information is stored, and perform troubleshooting in the order from firstly occurred error.

2. Check the error-related information.

Check the error-related information and the time of error occurrence using an peripheral device and use them as an reference information for trouble-shooting.



(2) How to proceed with "Trouble-Shooting"

Analyze causes in reference to Para. 5-7-1 "Self-Diagnosis Items and Presumed Causes" or Para. 5-7-2 "Error Check Flow Chart".

when not restoring after trouble-shooting, check the installation of CPU module and I/O module, and check the connection of I/O cables. If not restoring yet, exchange CPU modules, selector modules, power modules, I/O modules, I/O cables or bases.

Procedure of CPU module exchange

Please do the exchange work according to the following procedures when you exchange CPU module as a result of the troubleshooting.

- ① The backup of the <u>program + parameter and register</u> (other data if necessary) is taken from the PC3JG module.
- ^② The power supply is turned off.
- ^③The wiring for the PC3JG module is removed, and the PC3JG module is detached.
- ④ A new PC3JG module is prepared, the battery is connected, and the switch is set.
- ⑤ The new PC3JG module is mounted, and wiring is returned like being original it.
- [®] The power supply is turned on.
- ⑦ The program + parameter and register (other data if necessary) to backup by ① are written in a new PC3JG module.
- ⑧ Time is set.

5.7.1	Sell-diagnosis items	and presumed (possible)	Lauses	
Error code	Error	Description	Presumed (possible) main causes	Counteractions, corrective actions
13		in CPU module Drop of	 (1) AC input voltage out of the rated range (2) Trouble of power module (3)Instantaneous interruption of AC power 	 (1)Input the rated voltage. (2)Replace the power module. (3)Turn ON the RESET - START switch or re-switch ON the power.
	MEMORY SUM	Unmatching of program area data to sum check data	(1) Program memory was rewritten due to affect by external over noise, etc.(2) Trouble of memory element	(1)Rewrite program (2)Replace CPU module.
	DROP	Voltage of lithium battery for memory back-up is weak.	(1) Lithium battery is dead.(2) Lithium battery is not connected.	(1)Replace the lithium battery. (2)Connect the lithium battery.
	INFOR- MATION	Unmatching of parameter area data to check sum data	(3) Program memory was rewritten due to affect by external over-noise, etc.(4) Trouble of memory element	(1)Rewrite parameter (2)Replace CPU module.
	INSTRUCTION		 (1)Write-processing was interrupted due to disconnection of the connecting cable while program is being written by the programmer. (2)Undefined command existed in writing program by CPU Link. (3) Program memory was rewritten due to affect by external over-noise, etc. (4) Trouble of memory element 	 (1) Rewrite program (2) Revise and rewrite program. (3) Rewrite program. (4) Replace CPU module.
25		With no memory card mounted, a transfer of data from the memory card to the CPU was attempted.	 (1) Bad installation of the memory card. (2) The memory card is not installed in the memory card run mode. 	(1) Install the memory card securely.(2) Install the memory card or switch to the internal memory run mode.
	MEMORY CARD DATA TRANSFER ERROR	After data is transferred from the memory card to the CPU, a verifying error occurred.	(1) Bad installation.	(1) Install the memory card securely.

5.7.1 Self-diagnosis items and presumed (possible) causes

Error code	Error	Description	Presumed (possible) main causes	Counteractions, corrective actions
	MEMORY CARD BATTERY VOLTAGE DROP	battery in the RAM card is	 The lithium battery is dead. The lithium battery is not mounted. The memory card is not mounted securely. 	 (1) Replace the lithium battery. (2) Mount the lithium battery securely. (3) Mount the memory card securely.
	DATA ERROR	A sum check error is found in the data in the memory card.	 (1) The data on the memory card is destroyed. (2) Bad installation of the memory card. 	(1) Rewrite to the memory card.(2) Install the memory card securely.
	ERROR		 Overrun of System Control Processor due to affect by external over-noise, etc. Trouble of CPU module 	(1) Turn ON the RESET - START switch or re-switch ON the power.(2) Replace CPU module.
36		Abnormally long processing time in Word Processor	 Overrun of System Control Processor due to affect by external over-noise, etc. Trouble of CPU module 	(1) Turn ON the RESET - START switch or re-switch ON the power.(2) Replace CPU module.
	ERROR		 (1) The bit processor mis-operated due to affect by external over- noise, etc. (2) Trouble of CPU module. 	(1) Turn ON the RESET-START switch or reswitch ON the power.(2) Replace CPU module.
			 The bit processor mis-operated due to affect by external over-noise, etc. Trouble of CPU module. 	(1)Turn ON the RESET-START switch or reswitch ON the power. (2) Replace CPU module.
-	ERROR		 (1) The system RAM was written due to affect by external over-noise, etc. (2) Trouble of CPU module. 	(1) Turn ON the RESET-START switch or reswitch ON the power. (2) Replace CPU module.
		"Factor-unknown interrupt" was input in the system control processor.	(1) External over-noise was input.(2)Improper installation of CPU module	(1)Turn ON the RESET - START switch or reswitch ON the power. (2) Exactly install CPU module.
	ADDRESS CONVERSION ERROR		(1) Failure of CPU module.	(1) Replace the CPU module.
	ACKNOWLEDGEME	The bit processor does not respond to request from the system control processor.	(1) Trouble of CPU module	(1) Replace CPU module.

5-14

Error code	Error	Description	Presumed (possible) main causes	Counteractions, corrective actions
		the system control processor	(1) Trouble of CPU module	(1) Replace CPU module.
		Rack No. selector SW on Selector Module is set to "F".		(1) Re-set Rack No. selector switch to other than "F".
45	I/O RACK NO. OVERLAP	The rack No. selector switch on the I/O power module is set at 0 or overlapped with another rack No.	(1) Wrong setting.	 Clear the overlap in the settings of the rack No. selector switch.
	I/O ADDRESS OVERLAP	Interference exists between address area which is occupied by one I/O rack and other address area which is occupied by other I/O rack .	(1)I/O ADDRESS selector switch on the selector module is mis-set.	(1)Set I/O ADDRESS selector switch properly.
	DOWN	at additional I/O Rack side.	 (1)AC input voltage out of rated voltage range was input in the power module. (2)Over-current consumption of I/O module installed on the base (3)Trouble of power module in additional I/O rack unit (4)Additional I/O rack power is not switched ON despite that the power of CPU rack unit is switched. (5)Instantaneous interruption of AC input power was detected at additional I/O Rack side only. (6)Power module is not installed on additional I/O Rack side and, in addition, 5V cable not wired. 	 (1)Input the rated voltage. (2)Keep the setup sum of power consumption of I/O module on the base within the rated output current range. (3)Replace power module. (4)Unify the CPU power source and I/O power source to same line. (5)Turn ON the RESET-START switch or reswitch ON the power. (6)Install a power module on additional I/O Rack side and wire 5V cable.
		The actual-install	(1)Parameter mis-setup	(1) Set parameter correctly.
4A	VERIFYING ERROR	condition of I/O module differs that set up as parameter.	 (2)Faulty mounting of CPU or selector or I/O module (3)Wrong I/O module mounted. (4)Rack No. of selector module was mis-set. (5)I/O cable wired improperly. 	(3) Mount proper I/O module.(4) Set rack No. correctly.

5-15

Error code	Error	Description	Presumed (possible) main causes	Counteractions, corrective actions
			(2)Error occurred in high function module.	(1)Replace fuse. (2)Reset ERROR in reference to the individual instruction manual for each module.
		Error occurred in I/O module.	(1) Fuse blown in Output module.	(1)Replace fuse.
	PARAMETER ERROR	value in I/O module is error.	(2)Trouble of I/O module (3) Trouble of base module	 (1) Exactly mount I/O module. (2) Replace I/O module. (3) Replace base module.
	SETUP ERROR	value.	(2) Trouble of I/O ADDRESS selector SW on selector module.	
	PARITY ERROR	bus was detected in selector module.	(2) Disconnection of I/O cable(3) Address data changed due to affect by	 (1) Exactly connect I/O cable. (2) Replace I/O cable. (3) Turn ON the RESET- START SW or re-switch ON the power.
31		timer value which was set up in parameter.	parameter (2) Processing time over of sequence	 (1) Re-set scan time timer value to proper value. (2) Revise sequence program. (3) Revise sequence program.
	INSTRUCTION ERROR 1	Operand value of applied command and operation result are out of the respective specified	(1) Operand value of applied command and	(1) Revise sequence program.(2) Revise sequence program or data.
	STACK-OVER	program is short. (Stack for sub- routine and interrupt)	subroutine.	(1) Revise sequence program.
	NOT EXECUTED	twice.	(2) Two or more START commands are contained in sequence program.	 (1) Add END command. (2) Unify START commands into one command. (3) Revise sequence program.

Error code	Error	Description	Presumed (possible) main causes	Counteractions, corrective actions
	INSTRUCTION NOT EXECUTED	END command was executed without executing START command.		(1) Add START command.(2) Revise sequence program.
	ERROR	How to use MC command and MCR command is wrong.	multiple.	(1) Keep the nesting within 16 multiple.(2) Use MC command and MCR commandin pair.
	INSTRUCTION	Applied command can not be executed normally for special I/O module.		(1) Mount special I/O module.(2) Replace special I/O module.
79			 (1) FOR command or FORN command are available, but no NEXT command is available. (2) NEXT command is available, but neither 	 Use FOR command or FORN command and NEXT command in pair. Use FOR command or FORN command and NEXT command in pair. Keep the nesting within 128 multiple.
7A	RET ERROR	How to use CALL command or RET command is wrong.	corresponding RET command not available.	(2) Use CALL command and RET command
7B	RETI error	The configuration of the sequence interrupt program is wrong.	(1) The RETI instruction is not found at the	(1) Add the RETI instruction.(2) Delete the RETI instruction.
7C	LIBRARY CALL ERROR	Error during FB (Library) Call	 (1) It is not Library-enabled (2) Library is already under execution. (Library was called from inside the library) (3) Label Number is outside the scope (4) Label Life is over (5) Label Number is not matching (6) SYS415 is not there (7) It is not useable program number (8) It is not useable operation pattern (9) The user library is used when program capacity in P2 is 32Kw or more. The standard library is used when program capacity in P3 is 32Kw or more.*1 	Revise sequence program.


Error code	Error	Description	Presumed (possible) main causes	Counteractions, corrective actions
		executed.		(1) Add END command. (2) Add RET or RETI command.
		selected jump destination	command available at the jump destination. (2) CALL command available, but no LABEL command at the jump destination.	(1) Revise sequence program.(2) Revise sequence program.
	PARAMETER SETUP- VALUE ERROR	out of the specified range	 Parameter memory was rewritten due to affect by external over- noise. Data out of the specified range was written in writing para-meters by CPU Link. 	(2) Rewrite parameter.
		Total common memory capacity of special modules exceeded 60k bytes.		(1) Decrease the number of special modules in use.
	PARAMETER ERROR	memory capacity	(2) Trouble of special module	 (1) Exactly mount special module. (2) Replace special module. (3) Replace the base.
	of interrupt,	The number of external interrupt modules exceeds 4.	 The number of external interrupt modules exceeds 4. 	 Decrease the number of external interrupt modules.
		module.	(2) Faulty mounting of CPU or selector module or special module.	 (1) Reset ERROR in reference to the individual instruction manual for special module. (2) Exactly mount.
	LINK PARAMETER ERROR	Error of Link Parameter	(1) Error in Link Parameter setup	(1) Revise Link parameter.
	COMMUNICATION			(1) Reset ERROR in reference to the individual instruction manual for each link module.


Error code	Error	Description	Presumed (possible) main causes	Counteractions, corrective actions
88	EXCESSIVE NO. OF SPECIAL MODULES		 The quantity of special modules in use exceeds 15. 	 Decrease the quantity of special modules in use.
89	ALLOCATION ERROR	of link module allocation parameters.	(1) Error in link module allocation parameters.	(1) Revise link module allocation parameters.
8A	EXTERNAL INTERRUPT ERROR	external interrupt is unknown.	excessive external noises (2)Failure of the external interrupt module.	(1)Reset or turn the power on again.(2)Replace the external interrupt module.
8B	NC COMMUNICATION ALARM 1	A communication alarm occurred between NC and PC.	(1)Improperly installed NC or PC module (2)Failure of NC or PC module	(1)Securely install the NC and PC modules.(2)Replace the NC and PC modules.
8C	NC COMMUNICATION ALARM 2	A communication alarm occurred between NC and PC.	(1)Improperly installed NC or PC module (2)Failure of NC or PC module	(1)Securely install the NC and PC modules.(2)Replace the NC and PC modules.
8D	2-PORT RAM ALARM		(1)Improperly installed NC or PC module (2)Failure of NC or PC module	(1)Securely install the NC and PC modules.(2)Replace the NC and PC modules.
8E	COMMUNICATION DATA VERIFICATION ALARM 1	Alarm in verification of written data	(1)Improperly installed NC or PC module (2)Failure of NC or PC module	(1)Securely install the NC and PC modules.(2)Replace the NC and PC modules.
A1	SEQUENCE PROCESSOR ERROR	Abnormality is generated in sequence processing processor.	(1)Malfunction is occurred due to excessive noise from outside.(2) Failure of CPU module.	(1)Reset and start or re-close power source.(2)Replace CPU module.
A2	RAM DATA ERROR	RAM data is broken.	(1) RAM data is broken due to excessive noise from outside.(2) Failure of CPU module.	(1)Reset and start or re-close power source.(2)Replace CPU module.
A3	RTC ERROR	Abnormality is generated at RTC.	(1)Malfunction is occurred due to excessive noise from outside.(2) Failure of CPU module.	(1)Reset and start or re-close power source.(2)Replace CPU module.
A4	COMMAND PROCESSOR PROGRAM ERROR	Abnormality is generated at command processing portion.	 (1) Program at command processing portion is broken due to excessive noise from outside. (2) Failure of CPU module. 	(1)Reset and start or re-close power source. (2)Replace CPU module.
A5	COMMAND PROCESSOR PROGRAM ALARM	Program recovery is executed.	 (1) Battery is not charged enough. (2) Malfunction is occurred due to excessive noise from outside. (3) Failure of CPU module. 	(1) Reset and start or re-close power source.(2) Replace CPU module.


Error code	Error	Description	Presumed (possible) main causes	Counteractions, corrective actions
	SYSTEM PROGRAM ERROR	Abnormality is generated at system program.	(1) System program is broken due to excessive noise from outside.(2) Failure of CPU module.	(1) Reset and start or re-close power source.(2) Replace CPU module.
	SYSTEM PROGRAM ALARM	Program recovery is executed.	 (1) Battery is not charged enough. (2) Malfunction is occurred due to excessive noise from outside. (3) Failure of CPU module. 	(1) Reset and start or re-close power source.(2) Replace CPU module.
Aδ	SEQUENCE PROCESSOR NO RESPONSE	Abnormality is generated at system processing processor.	(1) Failure of CPU module	(1) Reset and start or re-close power source.(2) Replace CPU module.
A9	SEQUENCE RAM ERROR	Abnormality is generated at sequence RAM.	(1) Data in sequence RAM is broken due to excessive noise from outside.(2) Failure of CPU module.	(1) Reset and start or re-close power source.(2) Replace CPU module.
AA	SYSTEM PARAMETER ALARM	Parameter recovery is executed.	 (1) Battery is not charged enough. (2)Malfunction is occurred due to excessive noise from outside. (3) Failure of CPU module. 	(1) Reset and start or re-close power source.(2) Replace CPU module.
	BACK-UP MEMORY WRITE ERROR	Writing error is generated at backup memory.	(1) Malfunction is occurred due to excessive noise from outside.(2) Failure of CPU module.	(1) Reset and start or re-close power source.(2) Replace CPU module.
AC	FAULT	Abnormality is generated in battery circuit. Incorrect detection of the abnormalities in a battery circuit was carried out by the abnormalities of a power supply module.	(1) Failure of CPU module.(2) Trouble of power module	(1) Reset and start or re-close power source.(2) Replace CPU module.(3) Replace power module.
AD	DATA ERROR	Recovery of sequence program and data memory is executed.		(1) Make reset and start or re-close power supply after confirmation of recovered data.
	DATA ERROR NON-CHECK	Abnormality is not confirmed at the time abnormality is occurred.	(1) Confirmation of abnormality is not implemented.	 (1) Confirm data using peripheral equipment. (2) Turn special relay "V5E" for program 1 to ON.
	CLOCK NON- SETUP	Built-in clock is not set.	(1) Setting operation is not executed.(2) Battery is not charged enough.	 Set built-in clock at correct time using peripheral equipment.


*1 For the content output to the indicator of CPU, refer to 10.5(3)


5-20



























* 1 Possible to know error address from error-related information.










* Against error codes 35, 32, re-switch ON the POWER.





* 1 Possible to know Rack No. from error-related information.




































*1 See the error-related information.




*1 See the error-related information.










*1 For the common memory capacity, refer to the consuming memory capacity described in the individual instruction manual for each module. Keep the total common memory capacity at 60K bytes maximum.






*1:Refer to the error-related information.






5.7.3 I/O module trouble analysis

This paragraph describes trouble items in input circuits and output circuits, and the method of corrective actions to be taken against them. EX.) (LS1) (LS2) Y020



<Note 1> Against fuse blown in OUTPUT Module, CPU outputs error code "43", in addition to UTPUT Module "ALARM" LED ON.

<Note 2> "RUN" LED is lit by internal circuit after insulated by photo coupler. Therefore, it does not light even when voltage is applied thereto from an external input terminal, unless DC5V power voltage is applied thereto.




<Note 3> For OUTPUT modules OUT-18, OUT-19, OUT-28D, OUT-29D, ALM LED does not light even against troubles such as fuse blown, etc

(2) Input circuit troubles and corrective actions

	Phenomena	Causes	Corrective actions and measures
EX. 1)	Input signal OFF fail	 Leak current in external device (Current leak from TRIAC output snubber circuits (C,R) and surge absorber, etc.) 	 Insert a bleed resistor between the terminals of input module to divide leak current in external device and to there by reduce input current to the input module.
		AC input module Power source	* Bleed resistor input module Input current <input module<br=""/> OFF current>
EX. 2)	Input signal OFF fail	 Current leak from Limit switch neon lamp 	 Identical to EX.1 Or use a limit switch with less leak
		AC input module	current.
EX. 3)	Input signal OFF fail	Power source Leak current caused by inter-cable capacity of wired cables. 	 Identical to EX. 1 Or use DC input power.
		AC input module Power source	
EX. 4)	Input signal OFF fail	 Leak current from two-wire sensors (proximity switch, photo switch) and limit switch with LED. 	 Identical to EX. 1 Or use switches with less leak current.
		DC input module	
EX. 5)	Input signal OFF fail	 Drive power cable is wired in parallel to input signal cables and, as a result, over-noise is continuously transferred into the line. And the noise can not be removed even by noise removal circuit in the input module. 	· Isolate the drive power cable.

* On previous page: How to decide bleed resistance



Bleeder resistance value is OK if it is such a value that terminal-COMMON voltage V comes to 72V or less.

From
$$\frac{2.5 \times R}{2.5 + R}$$
 [kΩ] × I <= 7.2 [V]

R <=
$$\frac{18}{2.5 \times 1 - 7.2}$$
 [kΩ]

Also, W-number of resistor is determined as follows.

From W >=
$$\frac{(24 [V])^2}{R (k\Omega)}$$
 × 2 (margin)
W >= $\frac{1.15}{R}$ [W]

EX.) At leak current 5 mA.

From

R <=
$$\frac{18}{2.5 \times 1 - 7.2}$$

R <= 3.39 [kΩ]
R = 3kΩ assumed W-r

$$R = 3k\Omega$$
 assumed. W-number of bleeder resistor:

From W >=
$$\frac{1.15}{R}$$
 [W]

W-number comes to

$$W = \frac{1}{2} [W]$$

(3) Output circuit troubles and corrective actions

	Phenomena	Causes	Corrective actions and measures
EX. 1)	At output OFF, over- voltage is applied to loads and OUTPUT module.	• When half-wave rectification is internally made in load. (Some solenoid are half-wave rectification type.) Load Output module	Connect OUTPUT module to load using a full-wave rectifier. Output module C C Load Load
		At output OFF, on occasion V1, and V2 come to 140V and around 200V respectively.	A method of using valve (Hoko Industries, RF Valve) with full-wave rectifier is also available.
EX. 2)	Load OFF fail.	 Leak current due to self - contained surge killer. Output module C Load E Leak current 	 On occasion relays and neon lamps of small hold current fail to turn OFF. In such a case, connect a proper resistor in parallel to the load.
		Output module Induced Load	Output does not turned off occasionally when a low current inductive load is connected. In this case, please connect a suitable resistance (a bleeder resistance) in parallel with a load.(about $2k\Omega$) An inductive load which have a rectifer such as a bulit-in diode bridges is not possible to use.
EX. 3)	Output transistor breaks down. (Transistor output)	• Rush current of incandescent bulbs OUT COM On occasion, 10X or more rush current flows across the bulb momentarily at lighting.	 To restrain rush current, flow the dark current equivalent to 1/3 –1/5 of the rated current of incandescent bulb. Output module (-)COM OUT Output module (+)COM OUT Output module (+)COM OUT Output module (+)COM
EX. 4)	When an inductive load is connected, output module results in Fuse blown.	 When loads connected to same fuse are started-simultaneously, the total starting current exceeds significantly the fuse rating. 	 Take a proper measure not to allow the total start in current of loads, which are started simultaneously, to exceed the fuse rating.

	Phenomena	Causes	Corrective actions and measures
EX. 5)	Load OFF fail. (Parallel connection of output)	Leak current due to self-contained surge killer.	 When driving a load to which two output points of output module are connected, leak current due to self-contained surge killer comes to double. To prevent it, apply parallel processing by program.
EX. 6)	Output Transistor Breaks (down. Transistor output module	 Voltage was compulsorily applied to a load from another power source to check the wiring of output signal cables. Another power source Load Load E1 	 Avoid how to check as described left. Even when E1 input voltage is turned OFF, current flows a diagrammed left though depending on power source.

6 Maintenance

6.1 Battery Replacement

(1) Lithium rechargeable battery (TIP-5426)

The PC3JG CPU uses exclusive lithium rechargeable battery.

This battery is always kept full charged by about 4 hours' current feed per day. If kept full charged, this battery can back up (^{*1}) for one year or more subject to normal temperature (25°C). If "BATTERY VOLTAGE LOW" is detected, BATTERY ALM (error code 0022) is output. (Special relays V03 and VF0 turn ON.)

If BATTERY ALM fails to turn OFF even after charged 8 hours or more or it turns ON immediately after charged, possible cause is expiry of the battery life. In such a case, replace with new battery. The battery replacement cycle as a guideline is 5 years though depending on the actual operating conditions. In replacing, use specific battery (Charge type battery for PC3J-CPU: TIP-5426) (^{*2}).


Replace the battery by a maintenance man having the relevant expertise knowledge.

*1 This lithium rechargeable battery backs up data memory (data area for keep-relay , data register, etc.) and the built-in clock. The guaranteed back-up period subject to full charge is 6 months (at 25°C).


The back-up function is provided to restore the contents of the data memory (the data areas in keep relay, data register, etc.) if they are cancelled. For the details, see "3-1-2 Battery, (3) Data Memory Back-up".

User program (sequence program + parameters) and equipment information memory data (comment, etc.) are never cancelled even against power failure because they are stored in a flash memory which can hold such data even during power failure.

*2 Appearance of lithium rechargeable battery (TIP-5426)




(2) Battery replacing procedure



3) Battery fixing plate

Battery replacing procedure


- 1) Prepare battery (TIP-5426) for replacing.
- 2) Remove set screw for battery fixing plate. Pay adequate attention not drop the screw within main unit during operation.
- 3) Remove battery fixing plate.
- 4) Remove battery connector.
- 5) Remove battery connector from side. Do not force the battery to remove with force otherwise fault could occur. Push back buttery once when battery is caught in main unit and remove again paying attention so that battery would not be caught in main unit.



Pay attention battery would not be caught in main unit.

Remove battery from side.

- 6) Replace old battery with new battery. Mount battery in reverse procedure of removing.
- 7) Mount battery connector.



- 8) Turn on power source and check that battery alarm is turned out (Special relay: VF0 is turned off.) using peripheral equipment (PCwin).
- 9) Turn off power source and enter battery replaced date.

Note:

Be sure to complete battery replacing operation (Battery replacing procedure 2) ~ 8)) within five minutes after power source is turned off.

For a while after power source is turned off data memory (such data area for keep relay and data register, etc.) and built-in clock are backed up by large capacity capacitor.

User program (sequence program and parameter) and equipment information memory content including comment are would not be erased even battery is removed because they are stored in flash memory that maintains content even service interruption.

LITHIUM BATTERY HANDLING PRECAUTIONS

For proper replacement of the lithium battery, follow the instructions given in the Individual Instruction Manual for the battery. Where it is in normal use with our equipment, the lithium battery is worry free while in use, but where it is stocked as a spare or it is disposed as scrap after expiry of its life the battery must be handled with good care. Improper handling of the lithium battery could result in liquid leak, overheat, ignition, and bursting, in the worst case, resulting in breakdown of device and bodily injury.

To avoid such possible trouble and accident, observe the precautions given below.

- (1) Don't throw the battery in fire.
- (2) Protect it from water splash.
- (3) Don't apply direct soldering to the battery.
- (4) Don't heat it.

WARNING

- (5) Don't overhaul.
- (6) Don't short plus (+) and minus (-).
- (7) Avoid pressurizing and deforming.
- (8) Avoid force-discharging.
- (9) Don't charge .
- (10) Don't use in series or parallel.
- (11) When storing a spare battery, don't select a place of high temperature and high humidity and take a proper measure to prevent condensation.

When disposing the battery as scrap, dispose it properly as incombustibles with good attention to the following instructions as well as observing the precautions given above, or otherwise dispose it properly in accordance with the applicable ordinance by each local administrative body.

- 1) In disposing, don't mix batteries together. Contain them one by one in a vinyl bag to avoid shorting.
- 2) Use a collective container of good-insulation material to contain batteries therein.
- 3) Don't contain them together with other metallic materials (nails, steel wires, etc.).
- 4) Protect them from rain and water.
- 5) Don't contain them together with other hazardous materials which are defined under "Fire Law". Also don't place them near such hazardous materials.
- 6) Don't place them near fire and at a location where they are exposed to high temperature.

This "Crossed-out wheeled bin" symbol is for EU countries only.



This "Crossed-out wheeled bin" symbol means that batteries and accumulators, at their end-of-life, should be disposed of separately from your household waste.

In the European Union there are separate collection systems for used batteries and accumulators.

Please, dispose of batteries and accumulators correctly at your local community waste collection/recycling centre.

6.2 fuse replacement

Fuse is provided at common of output for device (Y010 ~ Y01F: 16 points). "ERR43 or 4B" is displayed on message display when fuse blown is detected.

Check rack No. and slot No. from error detailed information. Rack No. or slot No. becomes rack No. 0 or slot No. 0 when built-in fuse is blown.

Note:


The unit would not run when blown fuse is detected if fuse is blown at the time power source is turned on or CPU is stop state. In such a case "43" is displayed. Running of CPU is continued when blown fuse is detected. At this time "4B" is displayed.



Remove the cause of blown fuse then replace blown fuse with spare fuse.

Depending on cause (In case that such current that fuse cannot blow off instantaneously should flow) fuse could not protect output element from breakage. Rated capacity of fuse is 3.2A.

Fuse type : LM-32 (Daito Communication Apparatus Co., LTD.)



7 SPECIFICATIONS

7.1 General specification

No.	Items		Specification								
1	Power	AC85 ~ 264V 47 ~ 66Hz (Case of POWER1) DC18 ~ 32V (Case of POWER2)									
2	Power consumptio n	38W max (80VA max 40VA max	00VA max (80VA max) (Case of POWER1) (Case of POWER2)								
- '	Ambient temperature	0 – 55°C									
4	Relative humidity	30 - 85%RH (But no o	condensation allowed	d.)							
5	Atmosphere	No corrosive gas allo	wed.								
		Frequency	Acceleration	Amplitude	Sweep cycles						
6	Vibration resistance	10 ~ 57Hz	-	0.15mm	10 cycles						
		57~150Hz	9.8m/s ²	-	(1 octave /minute)						
7	Shock resistance	147m/s2 3 directions	s, 3 shocks in each	direction							
8	Noise resistance	1000V P.P	(Noise amplitude1µ	s)by noise simulator							
9	Dielectric strength		AC1500V 1 minute (AC external terminal - earth) AC1000V 1 minute (DC external terminal - earth)except 5V, 0V terminals to 5V, 0V terminals								
10	Insulation resistance	DC 500V 10M Ω min (AC external terminal - earth) DC 100V 10M Ω min (DC external terminal - earth)									
	Momentary power interrupt	interrupt interval 1s r Momentary power i	Aomentary power interrupt permissible time 0.5 cycle max, momentary power nterrupt interval 1s min (Case of POWER1) Aomentary power interrupt permissible time 10ms max, momentary power nterrupt interval 1s min (Case of POWER2)								

Note) The above is the specification common to each module.

7.2 CPU module specification

Basic specification of CPU module 7.2.1

(1) Specification of external unit

Items	Specification
Current consumption	1200mA(Typ.)
Outside dimension	70.5(W)×130(H)×118(D)mm
Weight	0.5kg

(2) Performance specification

No.	Items	Specification
1	Program system	Stored program system
2	Program control system	Cyclic computation system (with multi-task function and subroutine function)
3	I/O control system	Image register system
4	Basic command processing speed	Contacts0.08 - 0.28µs/command Output0.12 - 0.48µs/ command
5	Applied command processing speed	0.6 - several 10μs/ command
6	Basic command	19 different commands
7	Timer count command	21 different commands
8	Applied command	450 or more different commands
9	Program capacity	180K words (60K words x 3)+60KW(FB Library) ^{*1}
10	Memory element	CMOS-RAM,E ² PROM ^{*2}
11	Battery	Charge type (lithium secondary battery: battery life5 years)
12	External I/O points	2048 points
13	Internal I/O points	79872 points (2048 points×3+8192 points+65536 points) ^{*1}
14	Keep-relay points	6400 points (768 points×3+4096 points) ^{*1}
15	Timer function Counter function	0.1- 6553.5 sec /0.01- 655.35 sec 3584 points in total 1- 65535 (512 points×3 + 2048 points)
16	Link relay points	14336 points (2048 points×3+8192 points) ^{*1}
17	Rise and fall detection	5632 points (512 points×3+4096 points) ^{*1}
18	Data register	44KW/16 bit (4KW×3+32KW) ^{*1}
19	Link register	6KW/16 bit (2KW×3) ^{*1}
20	Equipment information memory	640KB
21	Number of actually installed special modules	Communication (link) module up to 15 maximum ³ (However, Total memory consumption capacity of communication modules shall be 60Kbytes or less.

*1 subject to selection of program capacity 60K words x 3 pcs.(PC3JG mode)
*2 Program is backed up by E² PROM.
*3 Built-in DLMK-M2 is contained.

7.2.2 User memory data

By presetting CPU operation mode, the PC3J series can select program capacity and data capacity as necessary from the combinations listed below. Data area separate mode, data area single mode and PC2 compatible mode are respectively available as the CPU operation modes.

Data area separate mode:The data area in each program is independent from others.Data area single mode:The data area in each program is common to other program.PC2 compatible mode:Use of the peripheral devices for PC2 Series is allowed.But the number of programs is limited to one 32K words (one program). Use of the functions extended in PC3J is not allowed.

Program capacity and data capacity under data area separate mode
--

Tiogra	ini oup	aony	ana	uala caj	bacity unde		ca sepe		1		ī	1	1
CPU operation mode	Progr Capacity K words	am No.	Data area	*1 I/O	Internal relay M0-7FF EM0-1FFF GM0-FFFF	Keep-rel ay K0-2FF EK0-FFF Points	Timer/ counter T,C0-1FF ET,C0-7F F Points	Link relay L0-7FF EL0-1FFF Points	Rise/fall detection P0-1FF EP0-FFF Points	Data register *2 W/16bit	Link register R0-7FF W/16bit	File register W/16bit	Buffer register W/16bit
					Points								
	16			2048	2048	768	512	2048	512	4K	2K	-	-
Data area	16	2	Basic	2040	2048	768	512	2048	512	4K	2K	-	-
separate 1	16 Comn	3		(22.42)	2048	768	512	2048	512	4K	2K	-	-
	to prog	gram	Extended	(2048)	8192	4096	2048	8192	4096	-	-	-	-
	-1,-2		Total	2048	14336	6400	3584	14336	5632	12K	6K	-	-
	32	1		0040	2048	768	512	2048	512	12K	2K	-	-
Data area	-	2	Basic	2048	-	-	-	-	-	-	-	-	-
separate 2	16	3			2048	768	512	2048	512	4K	2K	-	-
2	Comn to prog		Extended	(2048)	8192	4096	2048	8192	4096	-	-	-	-
	-1,-2		Total	2048	12288	5632	3072	12288	5120	16K	4K	-	-
	16	1			2048	768	512	2048	512	4K	2K	-	-
Data	32	2	Basic	ic 2048	2048	768	512	2048	512	12K	2K	-	-
area separate	-	3			-	-	-	-	-	-	-	-	-
3	to program		Extended	(2048)	8192	4096	2048	8192	4096	-	-	-	-
			Total	2048	12288	5632	3072	12288	5120	16K	4K	-	-
	16	1			2048	768	512	2048	512	4K	2K	-	-
Data	16	2	Basic	Basic 2048	2048	768	512	2048	512	12K	2K	-	-
area separate	-	3			-	-	-	-	-	-	-	-	-
4	Comn	Common		(2048)	8192	4096	2048	8192	4096	16K	-	-	-
	to program -1,-2 -3		Total	2048	12288	5632	3072	12288	5120	32K	6K	-	-
	16	1			2048	768	512	2048	512	12K	2K	_	-
Data	_	2	Basic	2048	-	-	-	-	-	-	-	-	-
area	16	3			2048	768	512	2048	512	4K	2K	_	-
separate 5	Comn		Extended	(2048)	8192	4096	2048	8192	4096	16K	-	-	-
	to prog -1,-2	gram -3	Total	2048	12288	5632	3072	12288			4K	-	_
	60	1			2048	768	512	2048	512	4K	2K	-	-
Dete	60	2	Basic	2048	2048	768	512	2048		4K	2K	-	-
Data area	60	3			2048	768	512	2048	512	4K	2K	-	_
PC3JG mode	Comn		Extended	(67584)	73726	4096	2048	8192		32K	-		- 128K
	to prog	gram		. ,								-	
	-1,-2	-3	Total	2048	73726	6400	3584	14336	5632	44K	6K	-	128K

*1 Inputs/outputs are all common to all the programs. Basic-1024points(X,Y0-3FF), Basic-2048 points(X,Y0-7FF) Extended-2048points(EX,EY0-7FF), Extended-67584 points(EX,EY0-7FF/GX,GY0-FFFF)
 *2 Register address: Basic-4K(D0-FFF), Extended-32K(U0-7FFF)

Program capacity	and data	capacity	under data	area single mode

eg.e			ana	*2		Keep-rel	Timer/	Link	Rise/fall	Deta	Link	File	Buffer
CPU	Progr	am	*1	I/O	Internal relay M0-7FF	ay	counter	relay	detection	Data register	Link register	register	register
operation mode	Capacity	No.	Data area	X,Y0-7FF (EX,Y0-7FF)	EM0-1FFF Points	K0-2FF EK0-FFF	T,C0-1FF ET,C0-7F	L0-7FF EL0-1FFF	P0-1FF EP0-FFF	*3	R0-7FF	B0-1FFF	
	K words	NO.		Points	Points	Points	F Points	Points	Points	W/16bit	W/16bit	W/16bit	W/16bit
	16 1								512				
Data area	16	2	Basic	2048	2048	768	512	2048	512	12K	2K	8K	-
single	16	3							512				
mode 1	Comn to prog		Extended	(2048)	8192	4096	2048	8192	4096	-	-	-	-
	-1,-2		Total	2048	10240	4864	2560	10240	5632	12K	2K	8K	-
	32	1							512				
Data area	-	2	Basic	2048	2048	768	512	2048	-	12K	2K	8K	-
single mode 2	16 Comm	3		(77.10)					512				
moue z	Comn to prog	gram	Extended	(2048)	8192	4096	2048	8192	4096	-	-	-	-
	-1,-2		Total	2048	10240	4864	2560	10240	5120	12K	2K	8K	-
	16	1	. .	00.40	00.40	700	540	00.40	512	101/		014	
Data area	32	2	Basic	2048	2048	768	512	2048	512	12K	2K	8K	-
single mode 3	- 3 Common to program			(00.40)	0.400	1000	00.40	0400	-				
mode o			Extended	(2048)	8192	4096	2048	8192	4096	-	-	-	-
	-1,-2	-	Total	2048	10240	4864	2560	10240	5120	12K	2K	8K	-
	32	1	Basic	00.40	00.40	700	540	00.40	512	4014	014	017	
Data area	-	- 2		2048	2048	768	512	2048	-	12K	2K	8K	-
single mode 4	- Comr	3		(00.40)	0.400	1000	00.40	0.400	-	4.014			
inouo i	to prog	gram	Extended	(2048)	8192	4096	2048	8192	4096	16K	-	-	-
	-1,-2	r	Total	2048	10240	4864	2560	10240	4608	28K	2K	8K	-
	16	1	Basic	2048	2048	768	512	2048	512	12K	014	8K	
Data area	-	2	Dasic	2040	2040	700	512	2040	-	121	2K	ON	-
single mode 5	- Comr	-	Extended	(2010)	8192	4096	2048	8192	- 4096	32K			
	to prog	gram	Total	(2048) 2048	10240	4096	2048	10240	4096	32K 44K	- 2K	- 8K	-
	-1,-2 16	-3 1	TOLA	2040	10240	+004	2000	10240	4008 512	741	21\	UI	-
Data	16	2	Basic	2048	2048	768	512	2048	512	12K	2K	8K	_
Data area	10	2	Busic	2040	2040	100	512	2040	512	1211	21	UIX	-
single mode 6	- Comr		Extended	(2048)	8192	4096	2048	8192	- 4096	16K	_	_	_
	to prog	gram	Total	2048	10240	4864	2040	10240	5120	28K	- 2K	- 8K	_
	-1,-2	-3	TULA	2040	10240	+004	2000	10240	5120	201	21\	ON	-

*1 Data area is common to all programs.

*2 Extended I/O can not be used as real I/O.

*3 Register address: Basic-4K(D0-FFF), Basic-12K (D0-2FFF), Extended-16K(U0-3FFF)

Program capacity and data capacity under PC2 compatible mode *4

CPU	Progr	am	Data	I/O	Internal relay M0-7FF	ay	Timer/ counter		Rise/fall detection	Data register	Link register	File register	Buffer register
operation mode	Capacity K words	No.	area	X,Y0-3FF Points	Points	K0-2FF Points	T,C0-1FF Points	L0-7FF Points	P0-1FF Points	D0-2FFF W/16bit	R0-7FF W/16bit	B0-1FFF W/16bit	W/16bit
	32	1		1024	2048	768	512	2048	512	12K	2K	8K	-
500	-	-	Basic	-	-	-	-	-	-	-	-	-	-
PC2 interchage mode	-	-		-	-	-	-	-	-	-	-	-	-
mode	Common		Extended	-	-	-	-	-	-	-	-	-	-
	to prog -1,-2		Total	1024	2048	768	512	2048	512	12K	2K	8K	-

*4 The peripheral devices can not be used under PC2 compatible mode.

7.2.3 Parameters

The following parameters are available as those settable at user side. These are settable according to each program. (For the setting method, see the individual Programmer Instruction Manual.)

	Items	Settable range			
	User memory	Data area separate mode 1 - 5 / PC3JG mode Data area single mode 1 - 6 PC2 compatible mode			
CPU		Program1	Effective [Execute] (fixed)		
operation mode	Program execution	Program2,3	Effective [Execute] /Ineffective [Non-execute]		
	Link with DUN signal	Program1	Link (Fixed)		
	Link with RUN signal	Program2,3	Link /Non-link		
		Overall			
	Scan time timer value	Initial program	1 - 65535ms		
		Main program			
Desis		Scan time over			
Basic performance	Running status against	I/O table verification error	Stop/continue		
periormanoe	error	Applied command error	Stop/continue		
		Data error			
	I/O module allocation ^{*1}	Type identification code	Module identification code		
	(0 - E rack, 0 - 7 slots)	Allocation points	0 - 64points/slot		
Link module	Link parameters ^{*2}	Depending on type of	link module		
Other	Program name	64characters (half size)			

*1 The CPU has the function to recognize the installation status of I/O module, whereby I/O configuration preset in parameters is compared with the real installation status of same module when the power switch is turned ON or RESET is pressed.

Therefore, incorrect configuration of I/O module or use of incorrect module type and missing parameter setting would result in " I/O TABLE VERIFICATION ERROR".

In addition to the above function, allocation of I/O address occupied points to each slot is can be set and this data is prior to the real points in I/O module.

*2 Fourteen (14) link modules (communication) maximum can be installed, except the built-in links.

However, the number of modules per program is up to 8 maximum.

Also, the memory consumption capacity can not be installed in excess to 60Kbyte. This capacity differs depending on each communication module.

The memory consumption capacity means "memory capacity" which is used for data change between CPU and communication module. It does not relate to user memory (program data memory, equipment information memory).

Use of link (communication) modules never results in reduction of user memory capacity. At initial stage the CPU allocates the memory capacity to each link (communication) module by equally distributing 60Kbyte space thereto.

7.2.4 I/O address table


	No.	ldentifier		Name	Address area	Bit address	Points	Word address	Number of words	*2 Indirect byte address	Data holding area at power cut off
*1	1	X Y		Input		X,Y000 – 7FF	2048	X,Y00W – 7FW	128	200 – 2FF	-
*1	2		-	Output							
	3	М		Internal relay	area	M000 - 7FF	2048	M00W - 7FW	128	300 - 3FF	-
	4	K		keep-relay		K000 - 2FF	768	K00W - 2FW	48	40 - 9F	0
	5	V		Special relay	address	V000 - 0FF	256	V00W - 0FW	16	A0 - BF	-
*1	6	Т	Basic area	Timer	Bit ad	T,C000 - 1FF	512	T,C00W - 1FW	32	C0 - FF	-
*1	7	С	sic a	Counter	B	,					
	8	L	Ba	Link relay		L000 - 7FF	2048	L00W - 7FW	128	100 - 1FF	-
	9	Р		Edge detection		P000 - 1FF	512	-	-	-	-
*3	10	D		Data register	E	D0000-0 - FFF-F	65536	D0000 - FFF	4096	2000-3FFF	0
	11	R		Link register	s area	R0000-0 - 07FF-F	32768	R0000 - 07FF	2048	1000-1FFF	0
	12	Ν		Present value register	address area	N0000-0 - 01FF-F	8192	N0000 - 01FF	512	C00 - FFF	0
	13	S		Special register	Word a	S0000-0 - 03FF-F	16384	S0000 - 03FF	1024	400 - BFF	0
*3	14	В	File r	egister	Λ	B0000-0 - 1FFF-F	131072	B0000 - 1FFF	8192	C000-FFFF	0
* 1	15	EX		Extended input		EX,EY000 - 7FF	2048	EX,EY00 - 7FW	128	B00 - BFF	_
* 1	16	ΕY		Extended output		EA,E1000-7FF	2040	EA,ET00 - 7FW	120	DUU - DFF	-
	17	EM		Extended internal relay	area	EM000 - 1FFF	8192	EM00W - 1FFW	512	C00 - FFF	-
	18	ΕK		Extended keep-relay	sar	EK000 - FFF	4096	EK00W - FFW	256	200 - 3FF	0
	19	EV	-	Extended special relay	address	EV000 - FFF	4096	EV00W - FFW	256	400 - 5FF	-
* 1	20	ET	area	Extended timer	adc		00.40		400	000 055	
* 1	21	EC	eqs	Extended counter	Bit	ET,EC000 - 7FF	2048	ET,EC00 - 7FW	128	600 - 6FF	-
	22	EL	Extended	Extended link relay		EL000 - 1FFF	8192	EL00W - 1FFW	512	700 - AFF	-
	23	EP	ĔĂ	Extended edge detection		EP000 - FFF	4096	-	-	-	-
	24	EN		Extended present value register	ress area	EN0000-0 - 07FF-F	32768	EN0000 - 07FF	2048	2000-2FFF	0
	25	Н	-	Extended setup value register		H0000-0 - 07FF-F	32768	H0000 - 07FF	2048	3000-3FFF	0
	26	ES		Extended special register	Word add	ES0000-0 - 07FF-F	32768	ES0000 - 07FF	2048	1000-1FFF	0
* 1	27	GX	0	Extended input		GX,GY0000 - FFFF	65536	GX,GY000W -	4096	C000 -	
* 1	28	GY	Extended area 2	Extended output	ess area	GA,G10000 - FFFF	00000	FFFW	4090	DFFF	-
	29	GM	ar Ext	Extended internal relay	Bit address area	GM0000 - FFFF	65536	GM000W - FFFW	4096	E000 - FFFF	-
*3	30	U	Exter	nded data register	area	U0000-0 - 7FFF-F	524288	U0000 - 7FFF	32768	0000-FFFF	0
*3	31	EB	Exter	nded buffer register	Word address area	Not use	-	EB00000-1FFFF	131072	-	0

- *1 Address can not be allocated in overlap to X and Y (EX,EY,GX,GY) and T and C (ET, EC). It is incorrect to allocate like (X000/Y000, EX000/EY000, T000/C000, ET000/EC000.)
- *2 Used to indirectly designate address using applied command. For indirectly designating address to extended area and data area of other program, follow the sequence given below.

Use the register of area designated with indirect address as the applied command operand register.

Designate indirect address with offset+ indirect byte address. The offset value is 0000h in the extended area, 4000h in Program 1, 8000h in Program 2, and C000h in Program 3.

EX. 8 points (1 byte) of EX000 to EX007 in the extended area are transferred to the lower byte of Program 2 D0000. (MOVH (EM00W) -> (P2-D0100)



Herein, set in advance indirect byte address 0B00h (0000h + 0B00h) in the extended area EX000 - EX007 in the extended internal relays (EM00W(EM000 - EM00F) and indirect byte address A000h (8000h + 2000h) of D0000 lower byte in the data register P2-D0100 of Program 2 respectively.


 $\ast 3$ An address changes by the mode of CPU of operation.

(a)Indirect addressing

The address space of relay/register has three kinds of the following.

Own program register area	Basic register of own program	(_****)
	File register	(B****)
Other programs register area	Basic register of other programs	(P*****)
Other programs register area	Enhancing register	(E_****,H****)
Enhancing data register area	Enhancing data register	(U****)

When CPU operation mode is "data separate 1 mode", the execution of the sequence program and the referred register are shown as follows.



Note) It is an example of one data separate mode 1. Refer since of the following page for the address map of other modes.

The distinction of three above-mentioned address spaces is never considered at the direct address specification. When "_****" and the address are specified, the register of the basic area of the program executing now is accessed. The basic area of another program when specifying, "P*-_****", the Enhancing arear when specifying, "E_**** and H****", the enhancing data register area is accessed when specifying, "U****".

The register which stores indirect addressing should use the register of the area specified by indirect addressing to distinguish three above-mentioned address spaces at the indirect addressing specification.

	Address indirectly specifi		Register of storage d	estination	
1	Indirect addressing in own area	_**** B****	->	Register of own area	(_****) (B****)
2	Indirect addressing in other areas 1	P***** E_**** H****	->	Register of other areas 1	(P*****) (E_****) (H****)
3	Indirect addressing in other areas 2	G_****	->	Register of other areas 2	(G_****)
4	Indirect addressing of enhancing data register	U****	->	Enhancing data register	(U****)

1.When you do addressing indirectly compared with the oun area

- •To the register of the operand by which indirect addressing is stored, the register of the own area is used.
- •Indirect addressing is specified in the indirect byte address.


2. When you do addressing indirectly compared with <u>other areas (data area of the extended</u> partition and another program)

partition and another program)

- •To the register of the operand by which indirect addressing is stored, the register of the area specified by indirect addressing is used.
- •Indirect addressing is specified in offset + indirect byte address.

The offset value is 0000h in the extended area, 4000h in Program 1, 8000h in Program 2, and C000h in Program 3.

EX. 8 points (1 byte) of EX000 to EX007 in the extended area are transferred to the lower byte of Program 2 D0000.



Herein, set in advance indirect byte address 0B00h (0000h+0B00h) in the extended area EX000 - EX007 in the extended internal relays (EM00W(EM000 - EM00F) and indirect byte address A000h (8000h +2000h) of D0000 lower byte in the data register P2-D0100 of Program 2 respectively.

3. When you do addressing indirectly compared with other areas 2 (data area of the extended

partition)


To the register of the operand by which indirect addressing is stored, the register of G_**** is used.

4.When you do addressing indirectly compared with the enhancing data register area


- •To the register of the operand by which indirect addressing is stored, the enhancing data register is used.
- •Indirect addressing is specified in the indirect byte address.

The offset value of the indirect addressing of the register by the operation mode of CPU is indicated in the next table.


Offset value of indirect addressing of registe(data separate mode)



Offset value of indirect addressing of registe(data separate mode)



Offset value of indirect addressing of registe(data Single mode and PC2 compatible mode)





*1) There is no area of "Enhance" and "Enhancing data register" in PC2 compatible mode.

(b) Method of expressing byte address

Where address is expressed with byte address, word address is followed by H, L, being then expressed with upper byte or lower byte within word data . The addresses in the pit address area are followed by W for word address, but they are followed by H, L for byte address.

Addresses in the word address area can be used as bit address by adding bit to right end of word address.





 $\begin{array}{c} 0\\ 0\\ 0\end{array}$

7.2.5 Table of special relays

Special relays are used for special applications such as CPU status, applied commands, link module, etc. And these relays exist in the basic area and the extended area.

For the data memory separate mode the special relays are provided in the basic area every each program. In this case, applied-command related special relays which are used in each sequence program are configured in special-relay area corresponding to the program. Other relays are all configured in the special relay area for " PRG.1".

Don't handle a user because "V58~V5D" "EV800~EVBFF" is used for the one for the executive control of SFC when you do programming by SFC. It is all reservation area for the address that doesn't exist in the list. Therefore, the user cannot use its address.

Address	Name	Outline	Description
V01	MAJOR ERROR	0: No ERR0 1: ERR0 in occurring	ON against occurrence of major error OFF after ERROR is reset
V02	MINOR ERROR	0: No ERR1 1: ERR1 in occurring	ON against occurrence of minor error. OFF after ERROR is reset.
V03	ALARM	0: No ALM 1: ALM in outputting	ON against ALARM OFF after ERROR is reset.
V04	NORMALLY ON	Normally 1	Normally ON irrespective of run status.
V05	NORMALLY OFF	Normally 0	Normally OFF irrespective of run status.
V06	1ST SCAN	ON END command OR OFF	ON by resetting and OFF by END processing.
V24	IN DUMMY STOPPING	0: Not in dummy stopping 1: In dummy stopping	ON by executing dummy scan stop OFF by resetting
V25	STOP REQ IN CONTINUING	0: No stop request 1: Stop requested	ON by dummy scan stop request. OFF by resetting
V26	IN STOPPING	0: In scanning 1: In stopping	OFF during sequence scan But ON during step-operation
V27	RUN	0: Sequence command non-execution 1: Sequence command in executing	ON while sequence command is in executing.
V38	DATA MEMORY MODE	0: Single mode 1: Division mode	ON under data area division mode
V39	<mark>PRG.1</mark> FUN FLAG CLEAR MODE	0: Not FUN FLAG CLEAR MODE 1: FUN FLAG CLEAR MODE	ON when program-1 is FUN FLAG CLEAR mode.
V3A	IN DATA BACK-UP	0: Not in data backing up 1: In data backing-up	ON while user data is being backed up
V40	PRG.1 RUN	0: Sequence command non-execution 1: Sequence command in executing	ON while program-1 is executing sequence command.
V41	PRG.2 RUN	0: Sequence command non-execution 1: Sequence command in executing	ON while program-2 is executing sequence command.
V42	prg.3 RUN	0: Sequence command non-execution 1: Sequence command in executing	ON while program-3 is executing sequence command.

(1-1) Data memory separate mode PRG.1

Address	Name	Outline	Description
V50	PRG.1 APPLIED COMMAND ERROR 1 (ER)	0: No error 1: Error	ON if applied command error occurs in program-1 and OFF if not, but limited to only command with confinement .
V51	PRG.1 <	small	
V52	PRG.1 =	0: Comparative result unequal 1: Comparative result equal	Result of comparison with applied command in program-1
V53	PRG.1 >	0: Comparative result not large 1: Comparative result large	Result of comparison with applied command in program-1
V54	PRG.1 ZERO (Z)	0: Result not 0 1: Result 0	ON when computation result of applied command in program-1 is 0.
V55	PRG.1 BORROW (BO)	0: No digit down 1: Digit down	The computation result of applied command in program-1 is smaller than 0.
V56	PRG.1 CARRY (CY)	0: No digit up 1: Digit up	The computation result of applied command in program-1 exceeded the specific digit number.
V5E	DATA ERROR CLEAR	1: Data error cleared	DATA ERROR UNCHECK ALM is cleared by turning ON this special relay (V5E).
V5F	DATA BACKUP START		USER DATA BACK-UP is started by ON->OFF of this special relay (V5F). V3A keeps ON while the back-up is being executed.
V70	0.1 SEC CLOCK	-0.05 sec $0.05 sec$	Clock of cycle 0.1 sec and duty 50%
V71	0.2 SEC CLOCK	-0.1 sec $0.1 sec$	Clock of cycle 0.2 sec and duty 50%
V72	1-SEC CLOCK	$\begin{bmatrix} 0.5 \text{ sec} \\ 0.5 \text{ sec} \end{bmatrix}$	Clock of cycle 1 sec and duty 50%
V73	2-SEC CLOCK	1 sec 1 sec	Clock of cycle 2 sec and duty 50%
V74	60-SEC CLOCK	30 sec $30 sec$	Clock of cycle 60 sec and duty 50%
V78	SCAN CLOCK	1 scan 1 scan	Clock to turn ON/ OFF SCAN every 1 scan.
V79	USER DEFINED CLOCK 1	n scan m scan	Clock to turn ON/OFF scan at scanning interval preset by applied command.
V7A	USER DEFINED CLOCK 2	n scan m scan	Clock to turn ON/OFF scan at scanning interval preset by applied command.
V80	Prg.1-Link1 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V81	Prg.1-Link2 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V82	Prg.1-Link3 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V83	Prg.1-Link4 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V84	Prg.1-Link5 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V85	Prg.1-Link6 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V86	Prg.1-Link7 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V87	Prg.1-Link8 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	

Address	Name		Outline	Description
V90	LINK COMMAND USE PERMIT FLAG	Prg.1-		
V91	LINK COMMAND ERROR FLAG	Link 1		
V92	LINK COMMAND USE PERMIT FLAG	Prg.1-		
V93	LINK COMMAND	Link2		
V94	ERROR FLAG			
V95	PERMIT FLAG LINK COMMAND	Prg.1- Link3		
	ERROR FLAG)		
V96	PERMIT FLAG LINK COMMAND	Prg.1- Link4		
V97	ERROR FLAG)		
V98	PERMIT FLAG LINK COMMAND	Prg.1		
V99	ERROR FLAG	Link5		
V9A	LINK COMMAND USE PERMIT FLAG	Prg.1-		
V9B	LINK COMMAND ERROR FLAG	Link6		
V9C	LINK COMMAND USE PERMIT FLAG	Prg.1-		
V9D	LINK COMMAND ERROR FLAG	Link7		
V9E	LINK COMMAND USE	Prg.1-		
V9F	PERMIT FLAG LINK COMMAND	Link8		
VA0	ERROR FLAG ALL ST IN			
	COMMUNICATING LINK PARAMETER			_
VA1	ERROR COMMUNICATION	Prg.1- Link1	0: No error	
VA2	ERROR]	1: Error	
VA3	ALL ST IN			
VA4	COMMUNICATING LINK PARAMETER]		_
VA5	ERROR COMMUNICATION	Prg.1- Link2		
VA6	ERROR		1: Error	
VA7	ALL ST IN)		
VA8	COMMUNICATING	j		_
VA9	LINK PARAMETER ERROR	Prg.1-	0: No error	
VAA	COMMUNICATION ERROR	Link3	1: Error	
VAB		J		
VAC	ALL ST IN COMMUNICATING	j		
VAD	LINK PARAMETER ERROR	Prg.1	0: No error	
VAE	COMMUNICATION ERROR	Link4	1: Error	
VAF		J		
VB0	ALL ST IN COMMUNICATING	j		
VB1	LINK PARAMETER ERROR	Prg.1-	0: No error	
VB2	COMMUNICATION ERROR	Link5	1: Error	
VB3		J		
VB4	ALL ST IN COMMUNICATING)		
VB5	LINK PARAMETER ERROR	Prg.1-	0: No error	
VB6	COMMUNICATION ERROR	Link6	1: Error	
VB7		J		
VB8	ALL ST IN COMMUNICATING)		
VB9	LINK PARAMETER	Prg.1-	0: No error	1
VBA	ERROR COMMUNICATION	Link7	1: Error	
VBA	ERROR	j		
VBC	ALL ST IN)		
VBD	COMMUNICATING LINK PARAMETER	Prg.1-	0: No	-
	ERROR COMMUNICATION	Link8	0: No error 1: Error	
	ERROR	, <u> </u>		
VBE VBF	ERROR	j	1: Error	he respective Instruction Manua

Note) For the communication (link) modules, see the respective Instruction Manuals.

Address	Name	Outline	Description
VC0	CPU ERROR	0: No error 1: Error	ON upon detection of CPU module error.
VC1	POWER DOWN	0: No error 1: Error	ON upon detection of POWER DOWN . OFF after reset or power rethrow-in
VC2	MEMORY DATA ERROR	0: No error 1: Error	ON detection of program or parameter data error.
VC3	I/O BUS ERROR	0: No error 1: Error	ON upon detection of I/O bus error.
VC4	SPECIAL MODULE ERROR	0: No error 1: Error	ON upon detection of special module error OFF after ERROR reset
VC5	MODULE PARAMETER ERROR	0: No error 1: Error	ON when CPU can not recognize correctly I/O module.
VC6	PARAMETER ERROR	0: No error 1: Error	ON upon detection of parameter error.
VC7	I/O MODULE ERROR (Fuse blown, etc.)	0: No error 1: Error	ON upon detection of I/O module error OFF after ERROR reset
VC8	I/O COMPOSITION ERROR	0: No error 1: Error	ON upon detection of I/O module composition error/ (Allocation of special card number and I/O addresses)
VC9	USER PROGRAM ERROR	0: No error 1: Error	ON upon detection of error related to user program. OFF after ERROR reset.
VCA	BACK UP MEMORY ERROR	0: No error 1: Error	ON upon detection of back-up memory error
VCB	DATA ERROR UNCHECK	0: checked 1: uncheck	ON upon detection of memory data error (VC2). OFF with V5E ON or use of peripheral equipment.
VD0	PRG.1 USER PROGRAM ERROR	0: No error 1: Error	ON upon errors related to user program as program-1
VD1	PRG.2 USER PROGRAM ERROR	0: No error 1: Error	ON upon errors related to user program as program-2
VD2	PRG.3 USER PROGRAM ERROR	0: No error 1: Error	ON upon errors related to user program as program-3
VD8	PRG.1 PARAMETER ERROR	0: No error 1: Error	ON upon detection of program-1 parameter error
VD9	PRG.2 PARAMETER ERROR	0: No error 1: Error	ON upon detection of program-2 parameter error
VDA	PRG.3 PARAMETER ERROR	0: No error 1: Error	ON upon detection of program-3 parameter error
VE0	I/O VERIFICATION ERROR	0: No error 1: Error	ON when I/O identification codes of parameter differ from actually mounted I/O modules.
VE1	SCAN TIME-OVER	0: No error 1: Error	ON upon detection of SCAN TIME OVER . OFF after reset or power rethrow-in
VE2	PRG.1 APPLIED COMMAND ERROR LATCH	0: No error 1: Error	ON against occurrence of error of applied command (V50) in program-1. It is held until reset or 0 write.
VE8	PRG.1 SCAN TIME OVER	0: No error 1: Error	ON upon detection of scan time-over in program-1. OFF after reset or power rethrow-in
VE9	PRG.2 SCAN TIME OVER	0: No error 1: Error	ON upon detection of scan time-over in program-2. OFF after reset or power rethrow-in
VEA	PRG.3 SCAN TIME OVER	0: No error 1: Error	ON upon detection of scan time-over in program-3. OFF after reset or power rethrow-in
VF0	BATTERY ERROR	0: No error 1: Error	ON upon error detection OFF after ERROR reset
VF2	SPECIAL MODULE ALLOCATION ERROR	0: No error 1: Error	ON against allocation error of communication (link) module.
VF3	DIAGNOSIS MODULE ERROR	0: No error 1: Error	ON against diagnosis module error.
VF5	BATTERY ERROR	0: No error 1: Error	ON upon detection of built-in clock error.

(1-2) Data memory	separate mode PRG.2
-------------------	---------------------

Address	Name	Outline	Description
V04	NORMALLY ON	NORMALLY 1	ON irrespective operation status
V05	NORMALLY OFF	NORMALLY 0	OFF irrespective of operation status
V06	1ST SCAN	ON	ON by resetting and OFF by END processing.
V24	IN DUMMY STOPPING	0: Not in dummy stopping 1: In dummy stopping	ON by executing dummy scan stop OFF by resetting
V25	IN STOP REQUEST CONTINUING	0: No stop request 1: Stop requested	ON by dummy scan stop request. OFF by resetting
V26	IN STOPPING	0: In scanning 1: In stopping	OFF during sequence scan But ON during step-operation
V39	PRG.2 FUN FLAG CLEAR MODE	0: Not FUN FLAG CLEAR MODE 1: FUN FLAG CLEAR MODE	ON when program-2 is FUN FLAG CLEAR mode.
V50	PRG.2 APPLIED COMMAND ERROR 1 (ER)	0: No error 1: Error	ON if applied command error occurs in program-2 and OFF if not, but limited to only command with confinement .
V51	PRG.2 <	0: Comparative result not small 1: Comparative result small	Result of comparison with applied command in program-2
V52	PRG.2 =	0: Comparative result unequal 1: Comparative result equal	Result of comparison with applied command in program-2
V53	PRG.2 >	0: Comparative result not large 1: Comparative result large	Result of comparison with applied command in program-2
V54	PRG.2 ZERO (Z)	0: Result not 0 1: Result 0	ON when computation result of applied command in program-2 is 0.
V55	PRG.2 BORROW (BO)	0: No digit down 1: Digit down	The computation result of applied command in program-2 is smaller than 0.
V56	PRG.2 CARRY (CY)	0: No digit up 1: Digit up	The computation result of applied command in program-2 exceeded the specific digit number.
V70	0.1 SEC CLOCK	$\boxed{\begin{array}{c}0.05 \text{ sec}\\0.05 \text{ sec}\end{array}}$	Clock of cycle 0.1 sec and duty 50%
V71	0.2 SEC CLOCK	10.1 sec $0.1 sec$	Clock of cycle 0.2 sec and duty 50%
V72	1-SEC CLOCK	$\begin{bmatrix} 0.5 \text{ sec} \\ 0.5 \text{ sec} \end{bmatrix}$	Clock of cycle 1 sec and duty 50%
V73	2-SEC CLOCK	1 sec 1 sec	Clock of cycle 2 sec and duty 50%
V74	60-SEC CLOCK	30 sec $30 sec$	Clock of cycle 60 sec and duty 50%
V78	SCAN CLOCK	1 scan	Clock to turn ON/ OFF SCAN every 1 scan.
V79	USER DEFINED CLOCK 1	n scan m scan	Clock to turn ON/OFF scan at scanning interval preset by applied command.
V7A	USER DEFINED CLOCK 2	n scan m scan	Clock to turn ON/OFF scan at scanning interval preset by applied command.

Address	Name	Outline	Description
V80	Prg2-Link1 COMMUNICATION RESET	0: RESET OFF	
	Prg2-Link2	1: RESET ON 0: RESET OFF	
V81	COMMUNICATION RESET	1: RESET ON	
V82	Prg2-Link3 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
	Prg2-Link4	0: RESET OFF	
V83	COMMUNICATION RESET	1: RESET ON	
V84	Prg2-Link5 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
	Prg2-Link6	0: RESET OFF	
V85	COMMUNICATION RESET	1: RESET ON	
V86	Prg2-Link7 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
Voz	Prg2-Link8	0: RESET OFF	
V87	COMMUNICATION RESET	1: RESET ON	
V90	LINK COMMAND USE PERMIT FLAG		
V91	LINK COMMAND ERROR FLAG	<u>k1</u>	
V92	LINK COMMAND USE PERMIT FLAG	<u>g</u> 2-	
V93	LINK COMMAND		
V94	LINK COMMAND USE PERMIT FLAG	<u>7</u> 2-	
V95	LINK COMMAND		
V96	ERROR FLAG	0	
V97	USE PERMIT FLAG		
	ERROR FLAG		
V98	USE PERMIT FLAG		
V99	ERROR FLAG		
V9A	USE PERMIT FLAG		
V9B	LINK COMMAND ERROR FLAG	<u>lk6</u>	
V9C	LINK COMMAND USE PERMIT FLAG	<u>g</u> 2-	
V9D	LINK COMMAND ERROR FLAG		
V9E	LINK COMMAND USE PERMIT FLAG	<u>5</u> 2-	
V9F	LINK COMMAND ERROR FLAG		
VA0	ALL ST IN		
VA1	COMMUNICATING	x2	
	ERROR Lin	2- 0: No error k1 1: Error	
VA2 VA3	ERROR		
VA3 VA4	ALL ST IN		
VA5	COMMUNICATING LINK PARAMETER	r2- 0: N.	
	COMMUNICATION Lin	2 ⁻ 0: No error k2 1: Error	
VA6 VA7	ERROR		
VA7 VA8	ALL ST IN		
VA0 VA9	COMMUNICATING LINK PARAMETER	2. N.	
	ERROR COMMUNICATION	2 ⁻ 0: No error k3 1: Error	
VAA VAB	ERROR		
VAB	ALL ST IN		
	COMMUNICATING LINK PARAMETER	2	
VAD	ERROR COMMUNICATION	2- 0: No error k4 1: Error	
VAE	ERROR	1. 11101	
VAF	ALL ST IN		
VB0	COMMUNICATING		_
VB1	ERROR Prg COMMUNICATION Lin	2- 0: No error 1: Error	
VB2	ERROR	1. ETTOR	
VB3			

Note) For the communication (link) modules, see the respective Instruction Manuals.

Address	Name		Outline	Description
VB4	ALL ST IN COMMUNICATING	J		
VB5	LINK PARAMETER ERROR	Prg2-	0: No error	
VB6	COMMUNICATION ERROR		1: Error	
VB7		,		
VB8	ALL ST IN COMMUNICATING	J		
VB9	LINK PARAMETER ERROR	Prg2-	0: No error	
VBA	COMMUNICATION ERROR	Link7	1: Error	
VBB	,)		
VBC	ALL ST IN COMMUNICATING)		
VBD	LINK PARAMETER ERROR	Prg2-	0: No error	
VBE	COMMUNICATION ERROR	Link8	1: Error	
VBF	,	,		
VE2	PRG.2 A COMMAND ERROR	PPLIED LATCH		ON against occurrence of applied command error (V50) in program-2 and it is held until reset or 0 write.

(Note) For the communication (link) modules, see the respective Instruction Manuals.

(1-3) Data memory separate mode PRG.3

Address	Name	Outline	Description
V04	NORMALLY ON	NORMALLY 1	ON irrespective operation status
V05	NORMALLY OFF	NORMALLY 0	OFF irrespective of operation status
V06	1ST SCAN	ON Reset	ON by resetting and OFF by END processing.
V24	IN DUMMY STOPPING	0: Not in dummy stopping 1: In dummy stopping	ON by executing dummy scan stop OFF by resetting
V25	IN STOP REQUEST CONTINUING	0: No stop request 1: Stop requested	ON by dummy scan stop request. OFF by resetting
V26	IN STOPPING	0: In scanning 1: In stopping	OFF during sequence scan But ON during step-operation
V39	PRG.3 FUN FLAG CLEAR MODE	0: Not FUN FLAG CLEAR MODE 1: FUN FLAG CLEAR MODE	ON when program-3 is FUN FLAG CLEAR mode.
V50	PRG.3 APPLIED COMMAND ERROR 1 (ER)	0: No error 1: Error	ON if applied command error occurs in program-2 and OFF if not, but limited to only command with confinement .
V51	PRG.3 <	0: Comparative result not small 1: Comparative result small	Result of comparison with applied command in program-3
V52	PRG.3 =	0: Comparative result unequal 1: Comparative result equal	Result of comparison with applied command in program-3
V53	PRG.3 >	0: Comparative result not large 1: Comparative result large	Result of comparison with applied command in program-3
V54	PRG.3 ZERO (Z)	0: Result not 0 1: Result 0	ON when computation result of applied command in program-3 is 0.
V55	PRG.3 BORROW (BO)	0: No digit down 1: Digit down	The computation result of applied command in program-3 is smaller than 0.
V56	PRG.3 CARRY (CY)	0: No digit up 1: Digit up	The computation result of applied command in program-3 exceeded the specific digit number.
V70	0.1 SEC CLOCK	0.05 sec 0.05 sec	Clock of cycle 0.1 sec and duty 50%
V71	0.2 SEC CLOCK	0.1 sec 0.1 sec	Clock of cycle 0.2 sec and duty 50%
V72	1-SEC CLOCK	$\begin{array}{c c} 0.5 \text{ sec} \\ \hline 0.5 \text{ sec} \end{array}$	Clock of cycle 1 sec and duty 50%
V73	2-SEC CLOCK	1 sec	Clock of cycle 2 sec and duty 50%
V74	60-SEC CLOCK	30 sec 30 sec	Clock of cycle 60 sec and duty 50%
V78	SCAN CLOCK	1 scan	Clock to turn ON/ OFF SCAN every 1 scan.
V79	USER DEFINED CLOCK 1	n scan m scan	Clock to turn ON/OFF scan at scanning interval preset by applied command.
V7A	USER DEFINED CLOCK 2	n scan m scan	Clock to turn ON/OFF scan at scanning interval preset by applied command.

Address	Name	Outline	Description
V80	Prg3-Link1	0: RESET OFF	
	COMMUNICATION RESET	1: RESET ON	
V81	Prg3-Link2 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
1400	Prg3-Link3	0: RESET OFF	
V82	COMMUNICATION RESET	1: RESET ON	
V83	Prg3-Link4	0: RESET OFF	
100	COMMUNICATION RESET	1: RESET ON	
V84	Prg3-Link5 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
	Prg3-Link6	0: RESET OFF	
V85	COMMUNICATION RESET	1: RESET ON	
V86	Prg3-Link7	0: RESET OFF	
100	COMMUNICATION RESET	1: RESET ON	
V87	Prg3-Link8 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V90	LINK COMMAND		
	USE PERMIT FLAG	g3-	
V91	ERROR FLAG		
V92	LINK COMMAND USE PERMIT FLAG	g3-	
V93	LINK COMMAND		
V94	ERROR FLAG		
	USE PERMIT FLAG		
V95	ERROR FLAG		
V96	LINK COMMAND USE PERMIT FLAG	g3-	
V97	LINK COMMAND ERROR FLAG		
V98	LINK COMMAND		
	USE PERMIT FLAG		
V99	ERROR FLAG		
V9A	LINK COMMAND USE PERMIT FLAG	g3-	
V9B	LINK COMMAND ERROR FLAG		
V9C	LINK COMMAND		
	USE PERMIT FLAG		
V9D	ERROR FLAG		
V9E	LINK COMMAND USE PERMIT FLAG	g3-	
V9F	LINK COMMAND ERROR FLAG		
VA0	ALL ST IN		
	COMMUNICATING		
VA1	ERROR } Prg	3 ³⁻ 0: No error	
VA2	COMMUNICATION Lin ERROR	1: Error	
VA3			
VA4	ALL ST IN COMMUNICATING		
VA5	LINIZ DADAMETED	³⁻ 0: No error	
VA6	COMMUNICATION Lin	$\frac{1}{k^2}$ 1: Error	
	ERROR		
VA7	ALL ST IN		
VA8	COMMUNICATING		
VA9	LINK PARAMETER Prg	3- 0: No error	
VAA	COMMUNICATION Lin	k3 1: Error	
VAB	J		
VAC	ALL ST IN COMMUNICATING		
VAD	LINK DADAMETED	2. o. M	
	ERROR COMMUNICATION	3- 0: No error k4 1: Error	
VAE	ERROR	1. FULL	
VAF			
VB0	ALL ST IN COMMUNICATING		
VB1	LINK PARAMETER ERROR	3- 0: No error	
	COMMUNICATION Lin	k5 1: Error	
VB2	ERROR	1. FULL	

Note) For the communication (link) modules, see the respective Instruction Manuals.

Address	Name	Outline	Description
VB4	ALL ST IN COMMUNICATING		
VB5	LINK PARAMETER	0: No error	
VB6	COMMUNICATION Link ERROR	6 1: Error	
VB7)		
VB8	ALL ST IN COMMUNICATING		
VB9	LINK PARAMETER	0: No error	
VBA	COMMUNICATION Link	1: Error	
VBB			
VBC	ALL ST IN COMMUNICATING		
VBD	$\frac{\text{LINK PARAMETER}}{\text{ERROR}}$	0: No error	
VBE	COMMUNICATION Link ERROR	8 1: Error	
VBF			
VE2	PRG.3 APPLIE COMMAND LATC ERROR	D H 1: Error	ON against occurrence of applied command error (V50) in program-3 and it is held until reset or 0 write.

(Note) For the communication (link) modules, see the respective Instruction Manuals.

(1-4) Data memory separate mode, extended area

Address	Name	Outline	Description
EVE00			
2	S-N input data link area		
EVEFF			
EVF00			
2	S-N output data link area		
EVFFF			

(2-1) Data memory sing	gle mode, basic area
------------------------	----------------------

Address	Name	Outline	Description
V01	MAJOR ERROR	0: No ERR0 1: ERR0 in occurring	ON against occurrence of major error OFF after ERROR is reset
V02	MINOR ERROR	0: No ERR1 1: ERR1 in occurring	ON against occurrence of minor error. OFF after ERROR is reset.
V03	ALARM	0: No ALM 1: ALM in outputting	ON against ALARM OFF after ERROR is reset.
V04	NORMALLY ON	Normally 1	Normally ON irrespective of run status.
V05	NORMALLY OFF	Normally 0	Normally OFF irrespective of run status.
V06	1ST SCAN	ON END command OFF	ON by resetting and OFF by END processing.
V24	IN DUMMY STOPPING	0: Not in dummy stopping 1: In dummy stopping	ON by executing dummy scan stop OFF by resetting
V25	STOP REQ IN CONTINUING	0: No stop request 1: Stop requested	ON by dummy scan stop request. OFF by resetting
V26	IN STOPPING	0: In scanning 1: In stopping	OFF during sequence scan But ON during step-operation
V27	RUN	0: Sequence command non-execution 1: Sequence command in executing	ON while sequence command is in executing.
V38	DATA MEMORY MODE	0: Single mode 1: Division mode	ON under data area division mode
V39	FUN FLAG CLEAR MODE	0: Not FUN FLAG CLEAR MODE 1: FUN FLAG CLEAR MODE	ON under FUN FLAG CLEAR mode.
V3A	IN DATA BACK-UP	0: Not in data backing up 1: In data backing-up	ON while user data is being backed up
V40	PRG.1 RUN	0: Sequence command non-execution 1: Sequence command in executing	ON while program-1 is executing sequence command.
V41	PRG.2 RUN	0: Sequence command non-execution 1: Sequence command in executing	ON while program-2 is executing sequence command.
V42	PRG.3 RUN	0: Sequence command non-execution 1: Sequence command in executing	ON while program-3 is executing sequence command.
V50	APPLIED COMMAND ERROR 1 (ER)	0: No error 1: Error	ON if applied command error occurs and OFI if not, but limited to only command with confinement .
V51	<	0: Comparative result not small 1: Comparative result small	Result of comparative command of applied commands
V52	=	0: Comparative result unequal 1: Comparative result equal	Result of comparative command of applied commands
V53	>	0: Comparative result not large 1: Comparative result large	Result of comparative command of applied commands
V54	ZERO (Z)	0: Result not 0 1: Result 0	ON when computation result of applied command is 0
V55	BORROW (BO)	0: No digit down 1: Digit down 0: No digit gan	The computation result of applied command i smaller than 0.
V56	CARRY (CY)	0: No digit up 1: Digit up	The computation result of applied command i over the digit number.
V5E	DATA ERROR CLEAR		DATA ERROR UNCHECK ALM is cleared by turning ON this special relay (V5E).
V5F	DATA BACKUP START	Back-up start with fall	USER DATA BACK-UP is started by ON->OFF of this special relay (V5F). V3A keeps ON while the back-up is being executed

Address	Name	Outline	Description
V70	0.1 SEC CLOCK	10.05 sec	Clock of cycle 0.1 sec and duty 50%
V71	0.2 SEC CLOCK	$\begin{array}{c} 0.1 \text{ sec} \\ 0.1 \text{ sec} \end{array}$	Clock of cycle 0.2 sec and duty 50%
V72	1-SEC CLOCK	$\begin{bmatrix} 0.5 \text{ sec} \\ 0.5 \text{ sec} \end{bmatrix}$	Clock of cycle 1 sec and duty 50%
V73	2-SEC CLOCK	1 sec	Clock of cycle 2 sec and duty 50%
V74	60-SEC CLOCK	30 sec $30 sec$	Clock of cycle 60 sec and duty 50%
V78	SCAN CLOCK	1 scan 1 scan	Clock to turn ON/ OFF SCAN every 1 scan.
V79	USER DEFINED CLOCK 1	n scan m scan	Clock to turn ON/OFF scan at scanning interval preset by applied command.
V7A	USER DEFINED CLOCK 2	n scan m scan	Clock to turn ON/OFF scan at scanning interval preset by applied command.
V80	Prg1-Link1 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V81	Prg1-Link2 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V82	Prg1-Link3 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V83	Prg1-Link4 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V84	Prg1-Link5 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V85	Prg1-Link6 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V86	Prg1-Link7 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V87	Prg1-Link8 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V90	LINK COMMAND USE PERMIT FLAG		
V91	LINK COMMAND		
V92	LINK COMMAND USE PERMIT FLAG		
V93	LINK COMMAND		
V94	LINK COMMAND USE PERMIT FLAG		
V95	LINK COMMAND		
V96	LINK COMMAND USE PERMIT FLAG		
V97	LINK COMMAND		
V98	LINK COMMAND USE PERMIT FLAG		
V99	LINK COMMAND ERROR FLAG		
V9A	LINK COMMAND USE PERMIT FLAG		
V9B	LINK COMMAND ERROR FLAG		
V9C	LINK COMMAND USE PERMIT FLAG		
V9D	LINK COMMAND		
V9E	LINK COMMAND USE PERMIT FLAG		
V9F	LINK COMMAND ERROR FLAG		

Address	Name	Outline	Description
VA0	ALL ST IN COMMUNICATING		
VA1	LINK PARAMETER	0: No error	
VA2	COMMUNICATION Link1 ERROR	1: Error	
VA3	J		
VA4	ALL ST IN COMMUNICATING		
VA5	LINK PARAMETER ERROR	0: No error	
VA6	COMMUNICATION Link2	1: Error	
VA7			
VA8	ALL ST IN COMMUNICATING		
VA9	LINK PARAMETER ERROR	0: No error	
VAA	COMMUNICATION Link3	1: Error	
VAB			
VAC	ALL ST IN COMMUNICATING		
VAD	LINK PARAMETER ERROR	0: No error	
VAE	COMMUNICATION Link4 ERROR	1: Error	
VAF)		
VB0	ALL ST IN COMMUNICATING		
VB1	LINK PARAMETER ERROR	0: No error	
VB2	COMMUNICATION Link5 ERROR	1: Error	
VB3			
VB4	ALL ST IN COMMUNICATING		
VB5	LINK PARAMETER ERROR	0: No error	
VB6	COMMUNICATION Link6	1: Error	
VB7			
VB8	ALL ST IN COMMUNICATING		
VB9	LINK PARAMETER ERROR	0: No error	
VBA	COMMUNICATION Link7 ERROR	1: Error	
VBB			
VBC	ALL ST IN COMMUNICATING		
VBD	LINK PARAMETER ERROR	0: No error	
VBE	COMMUNICATION Link8 ERROR	1: Error	
VBF			
VC0	CPU ERROR	0: No error 1: Error	ON upon detection of CPU module error.
VC1	POWER DOWN	0: No error 1: Error	ON upon detection of POWER DOWN .
NCC	MEMORY DATA	1: Error 0: No error	OFF after reset or power rethrow in ON detection of program or parameter data
VC2	ERROR	1: Error	error.
VC3	I/O BUS ERROR	0: No error 1: Error	ON upon detection of I/O bus error.
VC4	SPECIAL MODULE ERROR	0: No error 1: Error	ON upon detection of special module error ON after ERROR reset
VOF	MODULE	0: No error	
VC5	PARAMETER ERROR	1: Error	ON when CPU can not recognize correctly I/O module.
VC6	PARAMETER ERROR	0: No error 1: Error	ON upon detection of parameter error.
VC7	I/O MODULE ERROR (Fuse blown, etc.)	0: No error 1: Error	ON upon detection of I/O module error OFF after ERROR reset

Address	Name	Outline	Description
VC8	I/O COMPOSITION ERROR	0: No error 1: Error	ON upon detection of I/O module composition error/ (Allocation of special card number and I/O addresses)
VC9	USER PROGRAM ERROR	0: No error 1: Error	ON upon detection of error related to user program. OFF after ERROR reset.
VCA	BACK UP MEMORY ERROR	0: No error 1: Error	ON upon detection of back-up memory error
VCB	DATA ERROR UNCHECK	0: checked 1: uncheck	ON upon detection of memory data error (VC2) . OFF with V5E ON or use of peripheral equipment.
VD0	PRG.1 USER PROGRAM ERROR	0: No error 1: Error	ON upon errors related to user program as program-1
VD1	PRG.2 USER PROGRAM ERROR	0: No error 1: Error	ON upon errors related to user program as program-2
VD2	PRG.3 USER PROGRAM ERROR	0: No error 1: Error	ON upon errors related to user program as program-3
VD8	PRG.1 PARAMETER ERROR	0: No error 1: Error	ON upon detection of program-1 parameter error
VD9	PRG.2 PARAMETER ERROR	0: No error 1: Error	ON upon detection of program-2 parameter error
VDA	PRG.3 PARAMETER ERROR	0: No error 1: Error	ON upon detection of program-3 parameter error
VE0	I/O VERIFICATION ERROR	0: No error 1: Error	ON upon detection of SCAN TIME OVER . OFF after reset or power rethrow-in
VE1	SCAN TIME-OVER	0: No error 1: Error	ON upon detection of SCAN TIME OVER . OFF after reset or power rethrow-in
VE2	PRG.1 APPLIED COMMAND ERROR LATCH	0: No error 1: Error	ON against occurrence of error of applied command (V50) in program-1. It is held until reset or 0 write.
VE8	PRG.1 SCAN TIME OVER	0: No error 1: Error	ON upon detection of scan time-over in program-1. OFF after reset or power rethrow-in
VE9	PRG.2 SCAN TIME OVER	0: No error 1: Error	ON upon detection of scan time-over in program-2. OFF after reset or power rethrow-in
VEA	PRG.3 SCAN TIME OVER	0: No error 1: Error	ON upon detection of scan time-over in program-3. OFF after reset or power rethrow-in
VF0	BATTERY ERROR	0: No error 1: Error	ON upon error detection OFF after ERROR reset
VF2	SPECIAL MODULE ALLOCATION ERROR	0: No error 1: Error	ON against allocation error of communication (link) module.
VF3	DIAGNOSIS MODULE ERROR	0: No error 1: Error	ON against diagnosis module error.
VF5	BATTERY ERROR	0: No error 1: Error	ON upon detection of built-in clock error.

(2-2) Data memory single mode, extended area

Address	Name	Outline	Description
EV00	Prg2-Link1	0: RESET OFF	· · · · · · · · · · · · · · · · · · ·
	COMMUNICATION RESET Prg2-Link2	1: RESET ON 0: RESET OFF	
EV01	COMMUNICATION RESET	1: RESET ON	
EV02	Prg2-Link3 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
EV03	Prg2-Link4 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
EV04	Prg2-Link5	0: RESET OFF	
	COMMUNICATION RESET Prg2-Link6	1: RESET ON 0: RESET OFF	
EV05	COMMUNICATION RESET	1: RESET ON	
EV06	Prg2-Link7 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
EV07	Prg2-Link8 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
EV10	LINK COMMAND USE PERMIT FLAG		
EV11	LINK COMMAND ERROR FLAG		
EV12	LINK COMMAND		
EV13	USE PERMIT FLAG LINK COMMAND		
EV14	ERROR FLAG		
EV14	USE PERMIT FLAG LINK COMMAND		
EV16	ERROR FLAG		<u> </u>
EV10 EV17	USE PERMIT FLAG LINK COMMAND		
EV17 EV18	ERROR FLAG		
EV10	USE PERMIT FLAG LINK COMMAND		
EV13 EV1A	ERROR FLAG		
EVIA EV1B	USE PERMIT FLAG LINK COMMAND		
EVID EVIC	ERROR FLAG		
EVIC EV1D	USE PERMIT FLAG LINK COMMAND		
EV1E	ERROR FLAG		
EV1F	USE PERMIT FLAG LINK COMMAND ERROR FLAG		
EV20	ALL ST IN COMMUNICATING		
EV21	LINK PARAMETER	0: No error	1
EV22	COMMUNICATION Link1	1: Error	
EV23	ERROR		
EV24	ALL ST IN COMMUNICATING		
EV25	LINK PARAMETER ERROR	0: No error	
EV26	COMMUNICATION ERROR	1: Error	
EV27			
EV28	ALL ST IN COMMUNICATING		
EV29	LINK PARAMETER Prg2-	0: No error	
EV2A	COMMUNICATION ERROR	1: Error	
EV2B	ALL ST IN		
EV2C	COMMUNICATING		4
EV2D	LINK PARAMETER ERROR COMMUNICATION	0: No error	
EV2E	ERROR	1: Error	
EV2F	ALL ST IN		
EV30	COMMUNICATING		4
EV31	ERROR Prg2- COMMUNICATION Link5	0: No error 1: Error	
EV32	ERROR	1. Error	
EV33			

Address	Name	Outline	Description
EV34	ALL ST IN COMMUNICATING		
EV35	LINK PARAMETER	0: No error	
EV36	COMMUNICATION Link6 ERROR	1: Error	
EV37)		
EV38	ALL ST IN COMMUNICATING		
EV39	LINK PARAMETER ERROR COMMUNICATION	0: No error	
EV3A	COMMUNICATION Link7 ERROR	1: Error	
EV3B	ALL ST IN		
EV3C	COMMUNICATING		_
EV3D	LINK PARAMETER ERROR COMMUNICATION	0: No error	
EV3E	COMMUNICATION Link8 ERROR	1: Error	
EV3F	n		
EV40	Prg3-Link1 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
EV41	Prg3-Link2 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
EV42	Prg3-Link3 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
EV43	Prg3-Link4 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
EV44	Prg3-Link5 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
EV45	Prg3-Link6 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
EV46	Prg3-Link7 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
EV47	Prg3-Link8 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
EV50	LINK COMMAND USE PERMIT FLAG		
EV51	LINK COMMAND $\int Link1$ ERROR FLAG		
EV52	LINK COMMAND USE PERMIT FLAG		
EV53	$\begin{array}{c} \text{LINK COMMAND} \\ \text{ERROR FLAG} \end{array} \int \begin{array}{c} \text{Link2} \\ \end{array}$		
EV54	LINK COMMAND USE PERMIT FLAG		
EV55	LINK COMMAND ERROR FLAG		
EV56	LINK COMMAND USE PERMIT FLAG		
EV57	LINK COMMAND		
EV58	LINK COMMAND USE		
EV59	PERMIT FLAG		
EV5A	ERROR FLAG		
EV5A EV5B	PERMIT FLAG LINK COMMAND		
EV5D EV5C	ERROR FLAG		
EV5C EV5D	PERMIT FLAG Prg3- LINK COMMAND Link7		
EV5D EV5E	ERROR FLAG		
	PERMIT FLAG Prg3- LINK COMMAND Link8		
EV5F	ERROR FLAG		

Address	Name	Outline	Description
EV60	ALL ST IN COMMUNICATING		
EV61	LINK PARAMETER ERROR	0: No error	
EV62	COMMUNICATION Link1	1: Error	
EV63	ERROR		
EV64	ALL ST IN COMMUNICATING)		
EV65	LINK PARAMETER ERROR	0: No error	
EV66	COMMUNICATION Link2 ERROR	1: Error	
EV67			-
EV68	ALL ST IN COMMUNICATING		
EV69	LINK PARAMETER ERROR	0: No error	
EV6A	COMMUNICATION Link3 ERROR	1: Error	
EV6B	ERROR		
EV6C	ALL ST IN COMMUNICATING		
EV6D	LINK PARAMETER ERROR	0: No error	
EV6E	COMMUNICATION Link4	1: Error	
EV6F	ERROR		
EV70	ALL ST IN COMMUNICATING		
EV71	LINK PARAMETER ERROR	0: No error	
EV72	COMMUNICATION Link5	1: Error	
EV73	ERROR		
EV74	ALL ST IN COMMUNICATING		
EV75	LINK PARAMETER ERROR Prg3-	0: No error	
EV76	COMMUNICATION Link6	1: Error	
EV77	ERROR		
EV78	ALL ST IN COMMUNICATING		
EV79	LINK PARAMETER	0: No error	
EV7A	COMMUNICATION Link7	1: Error	
EV7B	ERROR		
EV7C	ALL ST IN COMMUNICATING		
EV7D	LINK PARAMETER	0: No error	
EV7E	COMMUNICATION Link8	1: Error	
EV7E EV7F	ERROR		
EVE00			
٢	SN-I/F input data link area		
EVEFF			
EVE00 ~	SN-I/F output data link		
EVEFF	area		

(3) PC2 compatible mode

Address			Description
V01	MAJOR ERROR	0: No ERR0 1: ERR0 in occurring	ON against occurrence of major error OFF after ERROR is reset
V02	MINOR ERROR	0: No ERR1 1: ERR1 in occurring	ON against occurrence of minor error. OFF after ERROR is reset.
V03	ALARM	0: No ALM 1: ALM in outputting	ON against ALARM OFF after ERROR is reset.
V04	NORMALLY ON	Normally 1	Normally ON irrespective of run status.
V05	NORMALLY OFF	Normally 0	Normally OFF irrespective of run status
V06	1ST SCAN	ON END command ON OFF	ON by resetting and OFF by END processing.
V24	IN DUMMY STOPPING	0: Not in dummy stopping 1: In dummy stopping	ON by executing dummy scan stop OFF by resetting
V25	STOP REQ IN CONTINUING	0: No stop request 1: Stop requested	ON by dummy scan stop request. OFF by resetting
V26	IN STOPPING	0: In scanning 1: In stopping	OFF during sequence scan But ON during step-operation
V27	RUN	0: Sequence command non-execution 1: Sequence command in executing	ON while sequence command is in executing.
V39	FUN FLAG CLEAR MODE	0: Not FUN FLAG CLEAR MODE 1: FUN FLAG CLEAR MODE	ON under FUN FLAG CLEAR mode.
V3A	IN DATA BACK-UP	0: Not in data backing up 1: In data backing-up	ON while user data is being backed up
V50	APPLIED COMMAND ERROR 1 (ER)	0: No error 1: Error	ON if applied command error occurs and OFF i not, but limited to only command with confinement.
V51	<	0: Comparative result not small 1: Comparative result small	Result of comparative command of applied commands
V52	=	0: Comparative result unequal 1: Comparative result equal	Result of comparative command of applied commands
V53	>	0: Comparative result not large 1: Comparative result large	Result of comparative command of applied commands
V54	ZERO (Z)	0: Result not 0 1: Result 0	ON when computation result of applied command is 0
V55	BORROW (BO)	0: No digit down 1: Digit down	The computation result of applied command is smaller than 0.
V56	CARRY (CY)	0: No digit up 1: Digit up	The computation result of applied command is over the digit number.
V5E	DATA ERROR CLEAR	1: Data error cleared	DATA ERROR UNCHECK ALM is cleared by turning ON this special relay (V5E).
V5F	DATA BACKUP START	Back-up start with fall	USER DATA BACK-UP is started by ON->OFF of this special relay (V5F). V3A keeps ON while the back-up is being executed.
V70	0.1 SEC CLOCK	0.05 sec $0.05 sec$	Clock of cycle 0.1 sec and duty 50%
V71	0.2 SEC CLOCK	0.1 sec 0.1 sec	Clock of cycle 0.2 sec and duty 50%
V72	1-SEC CLOCK	10.5 sec $0.5 sec$	Clock of cycle 1 sec and duty 50%
V73	2-SEC CLOCK	1 sec 1 sec	Clock of cycle 2 sec and duty 50%
V74	60-SEC CLOCK	30 sec $30 sec$	Clock of cycle 60 sec and duty 50%

Address	Name	Outline	Description
V78	SCAN CLOCK	1 scan 1 scan	Clock to turn ON/ OFF SCAN every 1 scan.
V79	USER DEFINED CLOCK 1	n scan m scan	Clock to turn ON/OFF scan at scanning interval preset by applied command.
V7A	USER DEFINED CLOCK 2	n scan m scan	Clock to turn ON/OFF scan at scanning interval preset by applied command.
V80	Prg1-Link1 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V81	Prg1-Link2 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V82	Prg1-Link3 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V83	Prg1-Link4 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V84	Prg1-Link5 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V85	Prg1-Link6 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V86	Prg1-Link7 COMMUNICATION RESET	0: RESET OFF 1: RESET ON	
V87	Prg1-Link8 COMMUNICATION RESET LINK COMMAND USE	0: RESET OFF 1: RESET ON	
V90 V91	PERMIT FLAG Prg1- LINK COMMAND Link1		
V91 V92	LINK COMMAND USE		
V93	PERMIT FLAG Prg1- LINK COMMAND Link2		
V94	ERROR FLAG		
V95	PERMIT FLAG LINK COMMAND ERROR FLAG		
V96	LINK COMMAND USE PERMIT FLAG		
V97	LINK COMMAND ERROR FLAG		
V98	LINK COMMAND USE PERMIT FLAG		
V99	LINK COMMAND ERROR FLAG		
V9A	LINK COMMAND USE PERMIT FLAG		
V9B	LINK COMMAND ERROR FLAG		
V9C	LINK COMMAND USE PERMIT FLAG		
v9D	LINK COMMAND ERROR FLAG LINK COMMAND USE		
V9E	PERMIT FLAG LINK COMMAND		
V9F	ERROR FLAG		
VA0	COMMUNICATING	0. N	4
VA1 VA2	ERROR Prg1- COMMUNICATION Link1	0: No error 1: Error	
VA2 VA3	ERROR		
VA3 VA4	ALL ST IN COMMUNICATING		
VA5	LINK PARAMETER ERROR Prg1-	0: No error	
VA6	COMMUNICATION ERROR	1: Error	
VA7	J		
VA8	ALL ST IN COMMUNICATING		
VA9	LINK PARAMETER ERROR	0: No error	
VAA	COMMUNICATION ERROR	1: Error	
VAB			
VAC	ALL ST IN COMMUNICATING		
VAD	LINK PARAMETER Prg1-	0: No error	
VAE	COMMUNICATION Link4 ERROR	1: Error	
VAF	—,		

Address	Name	Outline	Description
VB0	ALL ST IN COMMUNICATING		
VB1	LINK PARAMETER	0: No error	
VB2	COMMUNICATION Link5	1: Error	
VB3	J		
VB4	ALL ST IN COMMUNICATING		
VB5	LINK PARAMETER	0: No error	
VB6	COMMUNICATION Link6	1: Error	
VB7	ERROR		
VB8	ALL ST IN COMMUNICATING		
VB9	LINK PARAMETER ERROR	0: No error	
VBA	COMMUNICATION Link7	1: Error	
VBB	ERROR		
VBC	ALL ST IN		
VBD	COMMUNICATING LINK PARAMETER ERROR	0: N.	-
VBE	COMMUNICATION Link8	0: No error 1: Error	
VBF	ERROR		
	CDU EDDOD	0: No error	
VC0	CPU ERROR	1: Error	ON upon detection of CPU module error.
VC1	POWER DOWN	0: No error	ON upon detection of POWER DOWN .
	MEMORY DATA	1: Error 0: No error	OFF after reset or power rethrow-in ON detection of program or parameter data
VC2	ERROR	1: Error	error.
VC3	I/O BUS ERROR	0: No error	ON upon detection of I/O bus error.
	SPECIAL MODULE	1: Error 0: No error	ON upon detection of special module error
VC4	ERROR	1: Error	ON after ERROR reset
VC5	MODULE	0: No error	ON when CPU can not recognize correctly I/O
	PARAMETER ERROR	1: Error 0: No error	module.
VC6	PARAMETER ERROR	1: Error	ON upon detection of parameter error.
VC7	I/O MODULE ERROR	0: No error	ON upon detection of I/O module error
	(Fuse blown, etc.)	1: Error	OFF after ERROR reset ON upon detection of I/O module composition
MOO	I/O COMPOSITION	0: No error	error/
VC8	ERROR	1: Error	(Allocation of special card number and I/O
	USER PROGRAM	0: No error	addresses) ON upon detection of error related to user
VC9	ERROR	1: Error	program. OFF after ERROR reset.
VCA	BACK UP MEMORY	0: No error	ON upon detection of back-up memory error
	ERROR	1: Error	ON upon detection of memory data error (VC2).
VCB	DATA ERROR	0: Checked	OFF with V5E ON or use of peripheral
	UNCHECK	1: Uncheck	equipment.
VE0	I/O VERIFICATION	0: No error	ON upon detection of SCAN TIME OVER.
TAD-	ERROR	1: Error 0: No error	OFF after reset or power rethrow-in ON upon detection of SCAN TIME OVER .
VE1	SCAN TIME-OVER	1: Error	OFF after reset or power rethrow-in
VF0	BATTERY ERROR	0: No error	ON upon error detection
	SPECIAL MODULE	1: Error 0: No error	OFF after ERROR reset ON against allocation error of communication
VF2	ALLOCATION ERROR	1: Error	(link) module.
VF3	DIAGNOSIS MODULE	0: No error	ON against diagnosis module error.
	ERROR	1: Error 0: No error	
VF5	BATTERY ERROR	1: Error	ON upon detection of built-in clock error.

7.2.6 Table of special registers

The special registers listed in the table below are available for special applications such as CPU status, built-in clock, link modules, etc. These special registers exit in basic area and extended area. Under data memory separate mode the special registers in basic area are available individually for

each program. In this case, the special registers for built-in clock time, annunciator, link modules, etc. used in each sequence program are in special register area corresponding to the program. Other special registers are all in the special register area for "PRG.1".

It is all reservation area for the address that doesn't exist in the list. Therefore, the user cannot use its address.

Address		Description	
S001	SCAN TIME max value	Maximum scan time in sequence program (ms)	Binary
S002	SCAN TIME min value	Minimum scan time in sequence program (ms)	Binary
S003	SCAN TIME Present value	Updated scan time in sequence program (ms) Present time of the built-in clock is stored.	Binary
S004	Time (Sec)	For data display, 1 digit is displayed by 1Byte in BCD code. (Ex. "0102" represents "12".)	
S005	Time (Minutes)	-Year data is displayed with lower two digits of AD year.	
S006	Time (Hours)	"day of week" data is represented by $0 \sim 6$, which correspond to Sun. ~ Sat.	RCD
S007	Time (Day)	Even if the register is rewritten directly, t i me change is impossible.Please perform a setup of time from <setup< td=""><td>(1 digit/byte)</td></setup<>	(1 digit/byte)
S008	Time (Month)	data/time> of Pcwin or use an exclusive use of an application instruction. (Please refer to "309 SYS Clock	
S009	Time (Year)	adjustment instruction(FUN300) PC3J series since version 2.6" in "PROGRAMMING MANUAL" about an application	
S00A	Day of week	instruction.)	
S00C S00D	Integrated make time	Cumulative value of CPU module make (current feed) time (h)	Binary, lower Binary, upper
SOOE	Integrated run time	Cumulative value of sequence program run time (h)	Binary, lower
S00F		Cumulative value of Sequence program full time (II)	Binary, upper
S010	End processing time max value	Maximum end processing time in sequence program (ms)	Binary
S011	End processing time Min value	Minimum end processing time in sequence program (ms)	Binary
S012	End processing time Present value	Updated end processing time in sequence program (ms)	Binary
S019	Time (Minute·sec)	Present time of the built-in clock is stored.	BCD
S01A S01B	Time (Day·Hour) Time (Year·month)	For data display, 2 digits are represented by 1Byte in BCD code.(Ex. "1234" represents "12 (min).34(sec).)	(2 digit/byte)
S022	1 ms timer	This timer works by 1 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary
S023	10 ms timer	This timer works by 10 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary
S024	100 ms timer	This timer works by 100 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary
80A8 ≀ 80AF	Link module corde	See 9-7 "Special register".	
S0C0	Initial scan time	Initial sequence program execution time in program-1 (ms)	Binary
S0C1	SCAN TIME max value	Maximum scan time in sequence program of program-1 (ms)	Binary
S0C2	PRG.1 SCAN TIME min value	Minimum scan time in sequence program of program-1	Binary
S0C3	SCAN TIME Present value	Updated scan time in sequence program of program-1	Binary
S0C4	Initial scan time	Initial sequence execution time in program-2 (ms)	Binary
S0C5	SCAN TIME max value	Maximum scan time in sequence program of program-2 (ms)	Binary
S0C6	PRG.2 SCAN TIME min value	Minimum scan time in sequence program of program-2 (ms)	Binary
S0C7	SCAN TIME Present value	Updated scan time in sequence program of program-2 (ms)	Binary

(1-1) Data memory separate mode PRG.1

Address		Name	Description	
S0C8		Initial scan time	Initial sequence execution time in program-3 (ms)	Binary
S0C9		SCAN TIME max value	Maximum scan time in sequence program of program-3 (ms)	Binary
SOCA	PRG.3	SCAN TIME min value	Minimum scan time in sequence program of program-3 (ms)	Binary
SOCB		SCAN TIME Present value	Updated scan time in sequence program of program-3 (ms)	Binary
S0E0	D	Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit
S0E1	Program change	Time (Minute·sec)	Present time of the built-in clock is stored.	BCD
S0E2	history 1	Time (Day Hour)	For data display, 2 digits are represented by 1Byte in BCD code.	(2 digit/byte)
S0E3		Time (Year month)	(Ex. "1234" represents "12 (min).34(sec).)	(2 digitibyte)
S0E4	Program	Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit
S0E5	change	Time (Minute·sec)	Present time of the built-in clock is stored.	BCD
S0E6	history 2	Time (Day Hour)	For data display, 2 digits are represented by 1Byte in BCD code.	(2 digit/byte)
S0E7		Time (Year month)	(Ex. "1234" represents "12 (min).34(sec).)	
S0E8	Program	Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit
S0E9	change	Time (Minute·sec)	Present time of the built-in clock is stored.	BCD
SOEA	history 3	Time (Day Hour)	For data display, 2 digits are represented by 1Byte in BCD code.	(2 digit/byte)
SOEB		Time (Year month)	(Ex. "1234" represents "12 (min).34(sec).)	
SOEC	Program	Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit
SOED	change	Time (Minute·sec)	Present time of the built-in clock is stored.	BCD
SOEE	history 4	Time (Day Hour)	For data display, 2 digits are represented by 1Byte in BCD code.	(2 digit/byte)
SOEF		Time (Year month)	(Ex. "1234" represents "12 (min).34(sec).)	
S0F0	Program	Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit
S0F1	change	Time (Minute·sec)	Present time of the built-in clock is stored.	BCD
S0F2	history 5	Time (Day Hour)	For data display, 2 digits are represented by 1Byte in BCD code. (Ex. "1234" represents "12 (min).34(sec).)	(2 digit/byte)
S0F3		Time (Year month)		D'4
S0F4	Program	Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit
S0F5 S0F6	change	Time (Minute·sec)	Present time of the built-in clock is stored. For data display, 2 digits are represented by 1Byte in BCD code.	BCD
S0F6 S0F7	history 6	Time (Day Hour) Time (Year month)	(Ex. "1234" represents "12 (min).34(sec).)	(2 digit/byte)
S0F7 S0F8		Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit
S0F8 S0F9	Program	Time (Minute·sec)		DIL
S0F9 S0FA	change	Time (Day Hour)	Present time of the built-in clock is stored. For data display, 2 digits are represented by 1Byte in BCD code.	BCD
SOFB	history 7	Time (Year month)	(Ex. "1234" represents "12 (min).34(sec).)	(2 digit/byte)
SOFC	D	Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit
S0FD	Program change	Time (Minutessee)	Present time of the built-in clock is stored.	
SOFE	history 8	Time (Day Hour)	For data display, 2 digits are represented by 1Byte in BCD code.	BCD
SOFF		Time (Year month)	(Ex. "1234" represents "12 (min).34(sec).)	(2 digit/byte)
S130	тоуорис -PCS data	Communication status	bit0:communicating bit1:RUN signal bit2:ERR0 signal bit3:ERR1 signal bit4:ALM signal bit8:link command usable bit9:link command error	
S131		Flaming error	Flaming error counter	
S132		Parity error	Parity error counter	
5154				

Address	Name	Description
S140 ₹	G-S input data link area	
S14F		
S150		
2	G-S output data link area	
S15F		
S200		
2	Error information	See 5-4 "Special register for error information output."
S24F		
S250	PRG.1 Annunciator	
2	information	See Programming Manual.
S2CF	mormation	
S2D1	CPU Version	CPU Version is stored.
S300	Prg1-Link1 Communication	
2	ر (link) module	See the individual instruction manual for each communication(link)
S3FF	Prg1-Link8 information	module.

(1-2) Data memory separate mode PRG.2

Address	Name	Description		
S004	Time (Sec)	Present time of the built-in clock is stored. For data display, 1 digit is displayed by 1Byte in BCD code.		
S005	Time (Minutes)	(Ex. "0102" represents "12".)		
S006	Time (Hours)	Year data is displayed with lower two digits of AD year. "day of week" data is represented by $0 \sim 6$, which correspond to		
S007	Time (Day)	Sun.~Sat. Note) Even if the register is rewritten directly, t i m e	BCD	
S008	Time (Month)	change is impossible.Please perform a setup of time from <pre></pre> <pre></pre> <pre></pre> <pre>Setup data/time> of Pcwin or use an exclusive use of an</pre>	(1 digit/byte)	
S009	Time (Year)	application instruction. (Please refer to "309 SYS Clock		
S00A	Day of week	adjustment instruction(FUN300) PC3J series since version 2.6" in "PROGRAMMING MANUAL" about an application instruction.)		
S019	Time (Minute·sec)	Present time of the built-in clock is stored. For data display,	BCD	
S01A	Time (Day Hour)	2 digits are represented by 1Byte in BCD code.	(2 digit/byte)	
S01B	Time (Year month)	(Ex. "1234" represents "12 (min).34(sec).)	(2 uigit/byte/	
S022	1 ms timer	This timer works by 1 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary	
S023	10 ms timer	This timer works by 10 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary	
S024	100 ms timer	This timer works by 100 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary	
S0A8	Link module corde	See 9-7 "Special register".		
S250 ≀ S2CF	PRG.2 Annunciator information	See Programming Manual.		
۲	Prg2-Link1Communication (link) module status?Prg2-Link8information	See the individual instruction manual for each commun module.	ication(link)	

Address	Name	Description	
S004	Time (Sec)	Present time of the built-in clock is stored. For data display, 1 digit is displayed by 1Byte in BCD code.	
S005	Time (Minutes)	(Ex. "0102" represents "12".)	
S006	Time (Hours)	Year data is displayed with lower two digits of AD year. "day of week" data is represented by $0 \sim 6$, which correspond to	
S007	Time (Day)	Sun. ~ Sat. Note) Even if the register is rewritten directly, t i m e	BCD digit/byte)
S008	Time (Month)	change is impossible.Please perform a setup of time from <setup data="" time=""> of Pcwin or use an exclusive use of an</setup>	uigit/byte/
S009	Time (Year)	application instruction. (Please refer to "309 SYS Clock	
S00A	Day of week	adjustment instruction(FUN300) PC3J series since version 2.6" in "PROGRAMMING MANUAL" about an application instruction.)	
S019	Time (Minute·sec)	Present time of the built-in clock is stored. For data display,	BCD
S01A	Time (Day Hour)	2 digits are represented by 1Byte in BCD code.	digit/byte)
S01B	Time (Year·month)	(Ex. 1234 represents 12 (min).34(sec).)	uigit/byte/
S022	1 ms timer	This timer works by 1 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary
S023	10 ms timer	This timer works by 10 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary
S024	100 ms timer	This timer works by 100 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary
S0A8			
2	Link module corde	See 9-7 "Special register".	
SOAF			
S250	PRG.3 Annunciator		
2	information	See Programming Manual.	
S2CF			
S300 ≀	Prg3-Link1 Communication (link) module status	See the individual instruction manual for each communica module.	ation(link)
S3FF	Prg3-Link8 information	mouule.	

(1-3) Data memory separate mode PRG.3

(2-1)Data memory single mode, Basic area

Address		Name	Description	
S001		E max value	Maximum scan time in sequence program (ms)	Binary
S002	SCAN TIM	E min value	Minimum scan time in sequence program (ms)	Binary
S003	SCAN TIM	E Present value	Updated scan time in sequence program (ms)	Binary
S004	Time (sec)		Present time of the built-in clock is stored. For data display, 1 digit is displayed by 1Byte in BCD code. (Ex. "0102" represents "12".)	
S005	Time (minu		Year data is displayed with lower two digits of AD year. "day	
S006	Time (Hour	·s)	of week" data is represented by 0 ~ 6, which correspond to Sun. ~ Sat.	BCD
S007	Time (day)		Note) Even if the register is rewritten directly, t i m e change is impossible.Please perform a setup of time from	(1 digit/byte)
S008	Time (Mont		<setup data="" time=""> of Pcwin or use an exclusive use of an application instruction. (Please refer to "309 SYS Clock</setup>	
S009	Time (year)		adjustment instruction(FUN300) PC3J series since version 2.6" in "PROGRAMMING MANUAL" about an application	
S00A	Day of weel	ζ	instruction.) Cumulative value of CPU module make (current feed) time	D'
S00C S00D	Integrated	make time	(h)	Binary, ower Binary, pper
SOOE	Integrated	run time	Cumulative value of sequence program run time (h)	Binary, ower
S00F	0		ounitative value of sequence program full time (ii)	Binary, pper
S010	value	ssing time max	Maximum end processing time in sequence program (ms)	Binary
S011	value	ssing time Min	Minimum end processing time in sequence program (ms)	Binary
S012	End process value	sing time Present	Updated end processing time in sequence program (ms)	Binary
S019		inute∙sec)	Present time of the built-in clock is stored. For data	BCD
S01A		ay·Hour)	display, 2 digits are represented by 1Byte in BCD code.	(2 digit/byte)
S01B	Time (Ye	ar·month)	(Ex. "1234" represents "12 (min).34(sec).)	(2 aigit by te)
S022	1 ms timer		This timer works by 1 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary
S023	10 ms timer	c	This timer works by 10 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary
S024	100 ms time	er	This timer works by 100 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary
S0A8 <i>i</i> S0AF	Link modul	e corde	See 9-7 "Special register".	
SOCO		Initial scan time	Initial sequence program execution time in program-1 (ms)	Binary
S0C1	Ē	SCAN TIME max value	Maximum scan time in sequence program of program-1 (ms)	Binary
S0C2	PRG.1	SCAN TIME min value	Minimum scan time in sequence program of program-1	Binary
S0C3		SCAN TIME Present value	Updated scan time in sequence program of program-1	Binary
S0C4		Initial scan time	Initial sequence execution time in program-2 (ms)	Binary
S0C5	F	SCAN TIME max value	Maximum scan time in sequence program of program-2 (ms)	Binary
S0C6	PRG.2	SCAN TIME min value	Minimum scan time in sequence program of program-2 (ms)	Binary
S0C7		SCAN TIME Present value	Updated scan time in sequence program of program-2 (ms)	Binary
S0C8		Initial scan time	Initial sequence execution time in program-3 (ms)	Binary
S0C9	F	SCAN TIME max value	Maximum scan time in sequence program of program-3 (ms)	Binary
SOCA	PRG.3	SCAN TIME min value	Minimum scan time in sequence program of program-3 (ms)	Binary
BUCA				

Address		Name	Description			
S0E0		Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit		
S0E1	Program	Time (Minute·sec)	Present time of the built-in clock is stored.			
S0E2	change history 1	Time (Day·Hour)	For data display, 2 digits are represented by 1Byte in BCD	BCD		
S0E3	1115001 y 1	Time (Year·month)	code. (Ex. "1234" represents "12 (min).34(sec).)	(2 digit/byte)		
S0E4		Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit		
S0E5	Program	Time (Minute·sec)	Present time of the built-in clock is stored.	DCD		
S0E6	change history 2	Time (Day·Hour)	For data display, 2 digits are represented by 1Byte in BCD	BCD		
S0E7	1113tor y 2	Time (Year·month)	code. (Ex. "1234" represents "12 (min).34(sec).)	(2 digit/byte)		
S0E8		Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit		
S0E9	Program	Time (Minute·sec)	Present time of the built-in clock is stored.	D GD		
SOEA	change history 3	Time (Day·Hour)	For data display, 2 digits are represented by 1Byte in BCD code.	BCD		
SOEB	illstory 5	Time (Year·month)	(Ex. "1234" represents "12 (min).34(sec).)	(2 digit/byte)		
SOEC		Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit		
SOED	Program	Time (Minute·sec)	Present time of the built-in clock is stored.	D GD		
SOEE	change history 4	Time (Day·Hour)	For data display, 2 digits are represented by 1Byte in BCD	BCD		
SOEF	ilistory 4	Time (Year·month)	code. (Ex. "1234" represents "12 (min).34(sec).)	(2 digit/byte)		
S0F0		Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit		
S0F1	Program	Time (Minute·sec)	Present time of the built-in clock is stored.	D GD		
S0F2	change history 5	Time (Day·Hour)	For data display, 2 digits are represented by 1Byte in BCD code.	BCD (2 digit/byte)		
S0F3	illstory 5	Time (Year month) (Ex. "1234" represents "12 (min).34(sec).)				
S0F4		Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9: PRG.1 ,Bit 8: parameter	Bit		
S0F5	Program	Time (Minute·sec)	Present time of the built-in clock is stored.	D GD		
S0F6	change history 6	Time (Day·Hour)	For data display, 2 digits are represented by 1Byte in BCD code.	BCD		
S0F7	illstory o	Time (Year·month)	(Ex. "1234" represents "12 (min).34(sec).)	(2 digit/byte)		
S0F8		Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit		
S0F9	Program	Time (Minute·sec)	Present time of the built-in clock is stored.			
SOFA	change history 7	Time (Day·Hour)	For data display, 2 digits are represented by 1Byte in BCD	BCD		
S0FB	illstory 7	Time (Year·month)	code. (Ex. "1234" represents "12 (min).34(sec).)	(2 digit/byte)		
SOFC		Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit		
S0FD	Program	Time (Minute·sec)	Present time of the built-in clock is stored.			
SOFE	change history 8	Time (Day Hour)	For data display, 2 digits are represented by 1Byte in BCD	BCD		
SOFF	mistory o	Time (Year·month)	code. (Ex. "1234" represents "12 (min).34(sec).)	(2 digit/byte)		
S130	TOYOPUC -PCS data	Communication status	bit0:communicating bit1:RUN signal bit2:ERR0 signal bit3:ERR1 signal bit4:ALM signal bit8:link command usable bit9:link command error	<u>.</u>		
S131	1	Flaming error	Flaming error counter			
S132	1	Parity error	Parity error counter			
S132	1	Overrun error	Over run error counter			

Address	Name	Description						
S140	C.N.'							
$^{\prime}$ S14F	S-N input data link area							
${{ m S150}}_{\wr}$	S-N output data link area							
S15F S200								
≥200 ≷ S24F	Error information	See 5-4 "Special register for error information output."						
S24F S250 ₹ S2CF	Annunciator information	See Programming Manual.						
S2D1	CPU Version	CPU Version is stored.						
S300 ₹ S3FF	Prg1-Link1 Communication ℓ (link) module Prg1-Link8 status information	See the individual instruction manual for each communication(link) module.						

(2-2)Data memory single mode, extended area

Address	N	lame	Description						
ES000 ₹ ES0FF	Prg2-Link1 ≀ Prg2-Link8	Communication (link) module status information		individual tion (link) mo ding to S300 ·		manual	for	each	
ES100	Prg3-Link1 ~ Prg3-Link8	Communication (link) module status information		individual tion (link) mo ding to S300 ·		manual	for	each	

(3) PC2 Compatible Mode

Address	Name	Description	
S000	Initial scan time	Initial sequence program execution time (ms)	Binary
S001	SCAN TIME max value	Maximum scan time in sequence program (ms)	Binary
S001	SCAN TIME min value	Minimum scan time in sequence program (ms)	Binary
S002 S003	SCAN TIME Inni value	Updated scan time in sequence program (ms)	Binary
S003	Time (sec)	Present time of the built-in clock is stored. For data display, 1 digit is displayed by 1Byte in BCD code.	Dinary
S005	Time (minutes)	(Ex. "0102" represents "12".) Year data is displayed with lower two digits of AD year. "day of	
S006	Time (Hours)	week" data is represented by $0 \sim 6$, which correspond to Sun. ~ Sat.	
S007	Time (day)	Note) Even if the register is rewritten directly, t i m e change is impossible.Please perform a setup of time from	BCD (1 digit/byte)
S008	Time (Month)	Setup data/time> of Pcwin or use an exclusive use of an application instruction. (Please refer to "309 SYS Clock	
S009	Time (year)	adjustment instruction(FUN300) PC3J series since version 2.6" in "PROGRAMMING MANUAL" about an application	
S00A	Day of week	instruction.)	Din any awar
S00C S00D	Integrated make time	Cumulative value of CPU module make (current feed) time (h)	Binary, ower Binary, pper
S00E S00F	Integrated run time	Cumulative value of sequence program run time (h)	Binary, ower Binary, pper
S010	End processing time max value	Maximum end processing time in sequence program (ms)	Binary
S011	End processing time Min value	Minimum end processing time in sequence program (ms)	Binary
S012	End processing time Present value	Updated end processing time in sequence program (ms)	Binary
S019	Time (Minute sec)	Present time of the built-in clock is stored.	BCD
S01A	Time (Day·Hour)	For data display, 2 digits are represented by 1Byte in BCD	(2 digit/byte)
S01B	Time (Year month)	code. (Ex. "1234" represents "12 (min).34(sec).)	(2 aigit/byte)
S022	1 ms timer	This timer works by 1 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary
S023	10 ms timer	This timer works by 10 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary
S024	100 ms timer	This timer works by 100 ms as 0 seconds when the power supply is turned on. Note) This special register can be used 3JG series/3J series since Ver3.3.	Binary
S0A8	Link module corde	See 9-7 "Special register".	I
SOAF		• •	D:/
S0E0	Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9: PRG.1 ,Bit 8: parameter	Bit
S0E1 S0E2 S0E3	Program <u>Time (Minute sec)</u> change <u>Time (Day Hour)</u> history 1 <u>Time (Year month)</u>	Present time of the built-in clock is stored. For data display, 2 digits are represented by 1Byte in BCD code. (Ex. "1234" represents "12 (min).34(sec).)	BCD (2 digit/byte)
S0E5 S0E4	Changed partice	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit
S0E4 S0E5	Program Time (Minutessee)	Present time of the built-in clock is stored. For data display,	
S0E5 S0E6 S0E7	history 2 Time (Vinute Sec) Time (Day Hour) Time (Year month)	2 digits are represented by 1Byte in BCD code. (Ex. "1234" represents "12 (min).34(sec).)	BCD (2 digit/byte)
S0E8	Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit
S0E9	Program Time (Minutessee)	Present time of the built-in clock is stored. For data display,	
S0EA S0EB	history 3 Time (Day Hour) Time (Year month)	2 digits are represented by 1Byte in BCD code. (Ex. "1234" represents "12 (min).34(sec).)	BCD (2 digit/byte)
SOEC	Program Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9: PRG.1 ,Bit 8: parameter	Bit
SOED SOEE	change history 4 Time (Day Hour)	Present time of the built-in clock is stored. For data display, 2 digits are represented by 1Byte in BCD code. (Ex. "1234"	BCD (2 digit/byte)
S0EF S0F0	Changed portion	represents "12 (min).34(sec).) Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit
S0F1	Program Time (Minutessec)	Present time of the built-in clock is stored. For data display,	
S0F2	history 5 Time (Day Hour)	2 digits are represented by 1Byte in BCD code. (Ex. "1234"	BCD (2 digit/byte)
S0F3	Time (Year month)	represents "12 (min).34(sec).)	
S0F4	Program Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit
S0F5 S0F6 S0F7	change history 6 Time (Minute·sec) Time (Day·Hour) Time (Year·month)	Present time of the built-in clock is stored. For data display, 2 digits are represented by 1Byte in BCD code. (Ex. "1234" represents "12 (min).34(sec).)	BCD (2 digit/byte)
S0F8	Program Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9 : PRG.1 ,Bit 8: parameter	Bit
S0F9 S0FA S0FB	Program change history 7 Time (Minute sec) Time (Day Hour) Time (Year month)	Present time of the built-in clock is stored. For data display, 2 digits are represented by 1Byte in BCD code. (Ex. "1234" represents "12 (min).34(sec).)	BCD (2 digit/byte)
SOFC	Changed portion	Bit B:PRG.3 Bit A: PRG.2, Bit 9: PRG.1 ,Bit 8: parameter	Bit
SOFD	Program Time (Minutessec)	Present time of the built-in clock is stored. For data display,	
SOFE SOFF	history 8 Time (Day-Hour) Time (Year month)	2 digits are represented by 1Byte in BCD code. (Ex. "1234" represents "12 (min).34(sec).)	BCD (2 digit/byte)
		-	

Address	N	lame	Description				
m S200 $ m _{ m }$ m S24F	Error inform	nation	See 5-4 "Special register for error information output".				
${f S250}\ {f \wr}\ {f S2CF}$	Annunciato	r information	See Programming Manual.				
S2D1	CPU Version	n	CPU Version is stored.				
S300 ≀	Prg1-Link1		See the individual instruction manual for each communication(link) module.				
S3FF	Prg1-Link8	information	moune.				

7.2.7 Command words

The command words used in PC3J are compatible with those in PC2 Series. Sequence programs created in PC2 Series can be executed as are in PC3J.

As the command words available in PC3J, exclusive commands 7 different timer and counter extended commands and other 56 applied commands are added to the PC3J, in addition to the common command words from PC2 Series.

No.	Symbol	Language	Step number	Function	Processing time μs
1	$\mid \rightarrow \mid \rightarrow \mid$	STR	1(2)	Computing start (a-contact)	0.08~0.28
2	ΗH	STR NOT	1(2)	Computing start (b-contact)	0.08~0.28
3	- $-$	AND	1(2)	Series connection (a-contact)	0.08~0.28
4	-JK-	AND NOT	1(2)	Series connection (b-contact)	0.08~0.28
5	ЧН	OR	1(2)	Parallel connection (a-contact)	0.08~0.28
6	ЧH	OR NOT	1(2)	Parallel connection (b-contact)	0.08~0.28
7		AND STR	1	Logic interblock series connection	0.08
8		OR STR	1	Logic interblock parallel connection	0.08
9	-0-1	OUT	1(2)	Coil output	0.12~0.4
10	—©–	SET	1(2)	Keep-relay setting	0.32~0.4
11	—®—	RST	1(2)	Keep-relay resetting	0.32~0.4
12		PTS	1(2)	Rise differentiation	0.32~0.4
13		NTS	1(2)	Fall differentiation	0.32~0.4
14		FPS	1	Multi-coil branching start	0.08
15		FRD	1	Multi-coil branching	0.08
16		FPP	1	Multi-coil branching end	0.08
17		FST	1	Unconditional output	0.08
18		NOT	1	Condition reversing	0.08
19		NOP	1	Non-processing	0.08

(1) Basic commands

The parenthesized step number is subject to designation of the data in other area or an extended area.

(2) Timer and counter commands

Classification	Function	Nnemonic	Step number	Symbol (example)	Content of computation	Processing timeµs
	Direct-designate d 10ms timer	TMRH	4	тооо —-{тмrн к=655.35 }	10ms timer of 655.35 sec at setup value	3.7
T :	Indirect-designa ted 10ms timer	TMRH	4	T001 	10ms timer on which D0100 content is set up (as a setup value)	3.8
Timer	Direct-designate d 100ms timer	TMR	4	T002 	100ms timer of 6553.5 sec at setup value	3.7
	Indirect-designa ted 100ms timer	TMR	4	T003 	100ms timer on which D0101 content is set up (as a setup value)	3.8
	Direct-designate d 10ms integrating timer	TMRSH	4	T004 T TMRSH K=123.45	10ms integrating timer of 123.45 sec at setup value	3.7
Integrating	Indirect-designa ted 10ms integrating timer	TMRSH	4	T005 T T T R TMRSH S=D0102	10ms integrating time on which D0102 content is set up (as a setup value).	3.8
timer	Direct-designate d 100ms integrating timer	TMRS	4	$ \begin{bmatrix} T006 \\ T \\ \hline T \\ R \end{bmatrix} $	100ms integrating timer of 1234.5 sec at setup value	3.7
	Indirect-designa ted 100ms integrating timer	TMRS	4	T007 T R TMRS S=D0103	100ms integrating time on which D0103 content is set up (as a setup value).	3.8
LID counter	Direct-designate d UP counter	CNT	4	C008 CK CNT K=65535 R	UP-counter of 65535 at a setup value	3.8
UP counter	Indirect-designa ted UP counter	CNT	4	C009 CK CNT S=D0104	UP-counter on which D0104 content is set (as a setup value).	3.9
DOWN	Direct-designate d DOWN counter	CNTD	4	C00A <u>CK</u> CNTD K=12345	DOWN-counter of 12345 at setup value	3.6
counter	Indirect-designa ted DOWN counter	CNTD	4	C00B CK CNTD S=D0105 R	DOWN-counter on which D0105 content is set up (as a setup value)	3.7
UP-DOWN	Direct-designate d UP-DOWN counter	CNTH	4	C00C CK CNTH K=65535 U/D R	UP-DOWN counter of 65535 at setup value	3.5
counter	Indirect-designa ted UP-DOWN counter	CNTH	4	C00D CK CNTH S=D0106	UP-DOWN counter on which D0106 content is set up (as a setup value)	3.6

U/D : "EITHER UP-COUNT OR DOWN-COUNT" command input UP-count is executed with conditional satisfaction and DOWN -count executed with conditional dissatisfaction

Classification	Function	Nnemonic	Step number	Symbol (example)	Content of computation	Processing timeµs
Timor	Extended 10ms timer	ETMRH	3	ET000 —{ETMRH S=H0000]	10ms timer on which content of extended setup value register H0000 is set as a setup value	5.6
Timer	Extended 100ms timer	ETMR	3	ET001 —{ETMR S=H0001]	100ms timer on which content of extended setup value register H0001 is set as a setup value	5.6
	Extended 10ms integrating timer	ETMRSH	3	ET002 T ETMRSH S=H0002	10ms integrating timer on which the content of extended setup value register H0002 is set up as a setup value	5.6
Integrating timer	Extended 100ms integrating timer	ETMRS	3	ET003 T ETMRS S=H0003	100ms integrating timer on which the content of extended setup value register H0003 is set up as a setup value	5.6
UP counter	Extended UP-counter	ECNT	3	EC004 CK R ECNT S=H0004	UP-counter on which the content of extended setup value register H0004 is set up as a setup value	5.7
DOWN counter	Extended DOWN-counte r	ECNTD	3	EC005 CK ECNTD S=H0005	DOWN-counter on which the content of extended setup value register H0005 is set up as a setup value	5.5
UP-DOWN counter	Extended UP-DOWN counter	ECNTH	3	ECO06 CK ECNTH S=H0006 U/D R	UP-DOWN counter on which the content of extended setup value register H0006 is set up as a setup value	5.4

(3) Exclusive extended timer nd counter commands for PC3J

Extended setup value register : Fixed setup value register corresponding to coil address U/D: "EITHER UP COUNT OR DOWN COUNT" command input -- UP count is executed with conditional satisfaction and DOWN count executed with conditional dissatisfaction.

(4) Applied commands

The same applied commands as used in PC2J can be used.

(4-1) Contact type applied commands

	Classification			No.		Command	1	S.	mbol		Function	Execution time (µs)		
	Ci	assinc	ation	1	STR		OR	word		Sy	mbol		Function	STR AND OF
		-	Hexa-de	2 digits	640 648		664 672		-	=H W=H	s F			1.08 1.08 1.0 1.08 1.08 1.0
		8 digits	4 digits				D=H		D=H	S ⊦	1		1.92 2.08 1.9	
			-	3 digits	641		665						The current flows across the	1.08 1.08 1.0
	=	ő	Decima	5 digits				W=D	=D W=D S K	contact if S=H, S=K, S ₁ =S ₂ upon	1.08 1.08 1.0			
			1	10digits				D=D		D=D	-		comparison of register to constant	1.92 2.08 1.9
		ter	8bits	3	644	587	668			=N		_	or register to register.	1.20 1.20 1.2
		Register	16bits					W=N		W=N	S ₁ S			1.20 1.20 1.2
		R	32bits	1				D=N		D=N				2.16 2.24 2.1
			Hexa-de	2 digits		585	712		-	<>H				1.16 1.16 1.1
		ant	cimal	4 digits	704			W<>H D<>H		W<>H D<>H	S ⊦			1.16 1.16 1.1 2.08 2.08 2.0
		Constant		8 digits 3 digits			713						The current flows across the	1.16 1.16 1.1
	≠	õ	Decima	5 digits				W<>D	1_	<>D W<>D	sк		contact if S≠H, S≠K, S₁≠S₂upon	1.16 1.16 1.1
			1	10digits		592	729			D<>D	0		comparison of register to constant	2.08 2.08 2.0
		ter	8bits	S	692	587	716	<>N		<>N	1	_	or register to register.	1.28 1.28 1.2
		Register	16bits					W<>N		W<>N	S ₁ S	₂ ├─		1.28 1.28 1.2
		Ř	32bits	S		593	732			D<>N				2.32 2.32 2.3
			Hexa-de	2 digits			760			>H				1.16 1.16 1.1
		ant	cimal	4 digits	744		768	W>H D>H		W>H D>H	S H			1.16 1.16 1.1
_		Constant		8 digits	752 737		761		-			_	The current flows across the	2.16 2.16 2.1
pe)	>	ပိ	Decima	3 digits 5 digits	745			W>D	1_	>D W>D	sк		contact if S>H, S>K, S ₁ >S ₂ upon	1.16 1.16 1.1
ty			I	10digits		601	777			D>D	-		comparison of register to constant	2.16 2.16 2.1
act		er	8bits				764	>N		>N	-	7	or register to register.	1.28 1.28 1.2
ont		Register	16bits				772	W>N			S ₁ S ₂	·		1.28 1.28 1.2
(contact type)		Ř	32bits	1			780			D>N				2.52 2.48 2.4
n			Hexa-de	2 digits		603				>=H				1.08 1.08 1.0
risc		ant	cimal	4 digits				W>=H D>=H		W>=H D>=H	S H			1.08 1.08 1.0 2.08 2.08 2.0
ра		Constant		8 digits 3 digits			809					_	The current flows across the	1.08 1.08 1.0
Comparison	>=	ů	Decima	5 digits	793			W>=D	1_	>=D W>=D	sк		contact if $S \ge H$, $S \ge K$, $S_1 \ge S_2$	1.08 1.08 1.0
Õ			I	10digits				D>=D		D>=D	-		upon comparison of register to constant or register to register.	2.08 2.08 2.0
		ter	8bits	S	788	605	812	>=N		>=N		7		1.20 1.20 1.2
		Register	16bits					W>=N			S ₁ S ₂	-		1.20 1.20 1.2
		Ř	32bits	1	804		828			D>=N				2.40 2.40 2.4
			Hexa-de	2 digits		612			-	<h W<h< td=""><td>s F</td><td></td><td></td><td>1.16 1.16 1.1</td></h<></h 	s F			1.16 1.16 1.1
		Constant	cimal	4 digits 8 digits		618		W <h D<h< td=""><td></td><td>D<h< td=""><td>о ,</td><td></td><td></td><td>1.16 1.16 1.1</td></h<></td></h<></h 		D <h< td=""><td>о ,</td><td></td><td></td><td>1.16 1.16 1.1</td></h<>	о ,			1.16 1.16 1.1
		nst	-	3 digits		613						_	The current flows across the	1.16 1.16 1.1
	<	ů	Decima	5 digits				W <d< td=""><td>1_</td><td><d W<d< td=""><td>s ĸ</td><td></td><td>contact if S<h, <math="" k,="" s<="">S_1<S_2 upon</h,></td><td>1.16 1.16 1.1</td></d<></d </td></d<>	1_	<d W<d< td=""><td>s ĸ</td><td></td><td>contact if S<h, <math="" k,="" s<="">S_1<S_2 upon</h,></td><td>1.16 1.16 1.1</td></d<></d 	s ĸ		contact if S <h, <math="" k,="" s<="">S_1<S_2 upon</h,>	1.16 1.16 1.1
			I	10digits		619				D <d< td=""><td></td><td></td><td>comparison of register to constant</td><td>2.16 2.16 2.1</td></d<>			comparison of register to constant	2.16 2.16 2.1
		ister	8bits	5		614				<n< td=""><td></td><td></td><td>or register to register.</td><td>1.28 1.28 1.2</td></n<>			or register to register.	1.28 1.28 1.2
		Regis	16bits					W <n< td=""><td>-</td><td>W<n D<n< td=""><td>S₁ S₂</td><td>2</td><td></td><td>1.28 1.28 1.2</td></n<></n </td></n<>	-	W <n D<n< td=""><td>S₁ S₂</td><td>2</td><td></td><td>1.28 1.28 1.2</td></n<></n 	S ₁ S ₂	2		1.28 1.28 1.2
		Ř	32bits					D <n< td=""><td></td><td></td><td></td><td></td><td></td><td>2.48 2.48 2.4</td></n<>						2.48 2.48 2.4
			Hexa-de	2 digits						<=H W<=H	s ⊦			1.08 1.08 1.0
		Constant	cimal	4 digits				W<=H D<=H	-	D<=H	S ⊦	<u>'</u>		1.081.081.02.082.082.0
		nst		8 digits 3 digits				D<=H <=D	-			_	The current flows across the	2.08 2.08 2.0
	<=	ပိ	Decima	5 digits				<=D ₩<=D	1_	<=D W<=D	sк		contact if S<=H, S<=K, $S_1 \le S_2$	1.08 1.08 1.0
	<= 0		1	10digits				D<=D	1	D<=D			upon comparison of register to	2.08 2.08 2.0
		8bits		884	623	908	<=N		<=N	I		constant or register to register.	1.20 1.20 1.2	
		16bits		892	626	916	W<=N	-		S ₁ S			1.20 1.20 1.2	
		Å,	32bits	S	900	629	924	D<=N		LD 1-3M	-			2.40 2.40 2.4

S,D: Register H: Hexadecimal constant K: Decimal constant

(4-2) Output type applied commands

	Classification	ı	No.	Command word	Symbol	Function	Execution time (µ
Hovadocimal		2 digits		MOV	MOV	Hexadecimal constant H (2,4, 8 digits)transferred to	0.72
	stant transfer	4 digits	101		MOV H D	D.	0.72
		8 digits		DMOV			1.12
BC	D constant	3 digits	103	MOVP	MOVP WMOVP H D		0.72
tran	nsfer	5 digits	1	WMOVP	- WMOVP H D DMOVP	BCD constant H (2, 4, 8 digits)transferred to D.	0.72
		10 digits		DMOVP			1.12
	cimal	3 digits		MOVR	MOVR		0.72
con	stant transfer	5 digits	7			Decimal constant K (3, 5, 10 digits)transferred to D.	0.72
		10 digits		DMOVR			1.12
Oct	al constant	3 digits	107		MOVQ		0.72
tran	Isfer	6 digits		WMOVQ	WMOVQ Q D	Octal constant Q (3, 6, 11 digits)transferred to D.	0.72
		11 digits		DMOVQ			1.12
	decimal constant	2 digits		MOVT	MOVT H D ₁ D ₂	Hexadecimal constant H (2, 4 digits)transferred to D ₁ ,	1.04
transfe	er to two destinations	4 digits		WMOVT	WWWGT	D ₂ .	1.0
<u>ب</u>	Direct	8bits		MOVE	MOVE		0.9
sfe	transfer	16bits		WMOVE		S data transferred to D.	0.9
an		32bits		DMOVE			1.5
r tr	Indirect	8bits		MOVF	MOVF	S data is transferred to register which of address is D	4.1
Register to register transfer	transfer (1)	16bits		WMOVF	MOVF S D	content.	4.1
ŝĝi		32bits		DMOVF			4.7
D LE	Indirect	8bits		MOVG	MOVG	Data in register which of address is S content is	4.1
r to	transfer (2)	16bits		WMOVG	WMOVG S D	transferred to D.	4.1
ste	- (-)	32bits		DMOVG			4.7
sgi	Indirect	8bits		MOVH	MOVH	Data in register which of address is S content is	5.7
Å	transfer (3)	16bits	116	WMOVH	MOVH S D	transferred to register which of address is D content.	5.7
		32bits	117	DMOVH	DMOVII		6.3
5	Direct transfer (1)	8bits	70	BMOV1	BMOV1 S D ₁ D ₂	Data in the area which of head address is S is transferred to the area from D_1 up to D_2 .	8.46+0
Block transfer	Direct	8bits	118	BMOV2	BMOV2 S D K	Data of the number indicated with K which of head address is S	7.80+0
	transfer (2)	16bits	119	WBMOV	WBMOV S D K	are transferred to the area which of head address is D.	8.04+0
	Indirect	8bits	71	BMV1	BMV1	Data in the area which of head address is S ₁ is transferred to the area which	8.88+0
Blo	transfer	16bits	120	WBMV1	$- \frac{BMV1}{WBMV1} S_1 D S_2$	of head address is D content. The content of S_2 is the number of	8.04+0
					•	transferred.	
_		8bits		DIV	DIV	S1 data is transferred to address shown with (address shown	4.8
Data	a distribution	16bits	122		WDIV S1 D S2	with D + offset value shown with S_2 content).	5.2
		32bits		DDIV			6.1
Bloc		8bits		BDIV	BDIV WBDIV S1 D S2	Transferred to the area wherein the number of data is S_2 content and which	9.72+0
uist	ribution	16bits		WBDIV		of head address is (S ₁ address + offset value shown with S ₁ content).	9.76+0
D - 1		8bits		PUP	PUP	The content of address shown with (S1 address + offset value	4.8
Data	a extract	16bits		WPUP	WPUP S ₁ S ₂ D	shown with content of S_1) is transferred to the address shown	5.2
		32bits		DPUP		with D.	6.1
Blog	ck extract	8bits		BPUP	BPUP S1 D S2	Data in the area which of head address is S_1 content and wherein the number of data is the content of S_2 is transferred to the area which of head	9.72+0
		16bits		WBPUP	WBPUP 31 D 32	address is the offset value shown with (D address + content of D).	9.76+0
		4bits		SXCH	SXCH	For this change, upper this and lower this of D, are changed	1.8
Dat	a change	8bits		XCH	XCH D, D,	For 4bit change, upper 4bit and lower 4bit of D_1 are changed and stored in D_2 . For 8 and 16bit change, the contents of D_2 and D_2 are changed.	1.3
200		16bits	2	WXCH	WXCH DXCH		1.3
		32bits	133	DXCH		, , , , , , , , , , , , , , , , , , ,	2.6
. .	als als si	8bits	134	BXCH	BXCH	Data in the areas which of respective head addresses are D_1	7.24+1
BIO	ck change	16bits	135	WBXCH	- WBXCH D1 D2 K	and D_2 addresses and which are shown with constant K are changed.	8.48+1
JIS	Code store		109	JIS	JIS C ₁ C ₂ D	Character addresses C_1, C_2 (JIS code address) are stored in area of 4byte portion from D address.	4.8
Dat	ta fill 1	8bits	77	FIL1	-FIL1 H D ₁ D ₂	Hexadecimal 2-digit constant H is stored in the area from address shown with D_1 up to address shown with D_2 .	5.20+0
	to fill 0	8bits	128	FIL2	FIL2 U C K	H is transferred to an area wherein head address is S	5.44+0
Dat	ta fill 2	16bits		WFIL	WFIL H S K	and the number of data is K.	5.84+0
Indi 1	rect data fill	8bits		FILI1	-FILI1 S D ₁ D ₂	The content of S is stored in an area wherein the head address is D_1 content and the number of data is the content of D_2 .	6.28+0
Indi	rect data fill	8bits	130	FILI2	FILI2 C D C	The content of S_1 is stored in an area wherein the head address	5.80+0
2		16bits		WFILI	$- \frac{FILI2}{WFILI} S_1 D S_2$	is the content of D and the number of data is the content of S_2 .	6.20+0
Cler	ar check	8bits		CMOV			8.68+1
	isfer	16bits		WCMOV	— _{WCMOV} s d к	Data portion from S address is transferred to the data area from D, if data of K portion from D address are all 0.	8.68+1
-		8bits		CLR			0.00+ 7.80+1
clea	tched data ar	16bits		WCLR	CLR S D K	If data of K portion commencing from S address and data of K portion commencing from S address match one another, the data of K portion commencing from D is cleared.	7.60+ 8.44+1
				REF		External input data of Kbyte portion is transferred to an	0.44+ 13.9 +2.1
External I/O transfer				· · · · ·		area which of head address is D, from S address. Data of Kbyte portion is transferred to external output	+2.1
	External output transfer		0 0 ·	REFO		IData of Novie portion is transferred to external output	12

S,D : register H:hexadecimal constant K:Decimal constant Q: Octal constant C: Character constant

	Clas	sificatio	า	No.	Command		Symbol		Function	Execution time
<u> </u>				-	word					(μs)
		Register ↓	8bits	144		MOVJ			The content of S is transferred to File	4.52
ē	File	File	16bits		WMOVJ		S		Register D.	4.52
Iransfer	register	Register	32bits		DMOVJ				5.12	
Гrа	transfer	File Register	8bits		MOVK	MOVK		The content of File Register S is transferred	0.92	
		-↓	16bits		WMOVK		S		to D.	0.92
		Register	32bits		DMOVK	Billotti				1.52
			8bits	168		+			The respective contents of S ₁ and S ₂ are added	2.52
		Binary	16bits	92		W+ D+	S ₁ S ₂		and the result is stored in D. Data are all handled	2.52
			32bits	169		0.			as binary number.	4.60
	ADD		2digits	177	+P	+P			The respective contents of S_1 and S_2 are	7.92
		BCD	4digits		W+P	— W+P D+P	S ₁ S ₂	D	added and the result is stored in D. The	22~25
			8digits	178		DTF			data are all handled as BCD.	55~59
			8bits	170		-			The content of S_2 from that of S_1 and the	3.32
		Binary	16bits	93	W-	W- D-	S ₁ S ₂	D	result is stored in D. The data are all	3.32
	DEDUCT		32bits	171		D-			handled as binary number.	5.16
	DEDUCI		2digits	179	-P	-P			The content of S_2 is deducted from that of S_1	8.36
		BCD	4digits	11	W-P	W-P	S ₁ S ₂	D	and the result is stored in D. The data are	21~23
			8digits	180	D-P	D-P			all handled as BCD.	56~67
			8bits	172	*	*			The content of S_1 is multiplied by the content of S_2 .	1.36
		Binary	16bits	94	W*	w*	S ₁ S ₂	D	The result is stored in D. The data are all	4.72
_		,	32bits	173	D*	D*			handled as binary number.	23.76
Arithmetic calculation	Multiply		2digits	181		10			The content of S_1 is multiplied by the content of S_2 .	14.80
ılat		BCD	4digits	182		*P 	S1 S2	D	The result is stored in D. The data are all	39~50
lc l			8digits	183		D*P			handled as BCD.	160~180
S			8bits	174						16~19
tic		Binary	16bits		, W/B	1			The content of S_1 is divided by that of S_2 . The	28~30
шe			16bits	175		W/B W/	S ₁ S ₂		quotient is stored in D and the remainder stored in D+1. The data are all handled asbinary number.	28~30
ithi	DIVIDE		32bits	176		D/				76~83
Ar	DIVIDE		2digits	184						21.32
		BCD	4digits	185		/P W/P	S ₁ S ₂	D	The content of S_1 is divided by that of S_2 . The guotient is stored in D and the remainder stored in	54~57
			^o			D/P	3 ₁ 3 ₂		D+1. The data are all handled as BCD.	
			8digits	186						150~164
		Binary	8bits	195		INC	WINC S D	After +1 to the content of D, it is compared with the	3.56	
			16bits		WINC	DINC	s		content of S ₁ . The data are handled as binary number.	3.56
	INCREMENT		32bits		DINC		I			5.08
		_	2digits		INCP	INCP		After +1 to the content of D, it is compared	8.16	
		BCD	4digits		WINCP		S		with the content of S_1 . The data are	22~24
		-	8digits		DINCP	Birtor			handled as BCD.	55~67
			8bits	197		DEC			-1 is deducted from the content of D. The data	2.96
		Binary	16bits		WDEC	- WDEC	WDEC D	are all handled as binary number.	2.96	
	DECREMENT		32bits		DDEC	DDEC				4.04
	DEGITEMENT		2digits		DECP	DECP			-1 is deducted from the content of D. The data	5.12
		BCD	4digits		WDEC	- WDECP	D	H	are all handled as BCD.	15~18
		DOD	8digits		DDEC	DDECP				40~51
		aduat	8bits		AND	AND			Logical product(AND) of S ₁ content and S ₂	2.52
	Logical pr (AND)	ouuci	16bits		WAND	WAND	S ₁ S ₂	D	content is determined. The result is stored	2.52
			32bits		DAND	DAND			in D.	4.12
No	1		8bits		OR	OR	-		Logical sum (OR) of S1 content and S2	2.52
Logic calculation	Logical su	um	16bits		WOR	WOR	S1 S2	D	content is determined. The result is stored	2.52
cu	(OR)		32bits		DOR	DOR	-		in D.	4.12
cal			8bits		NOT					2.64
<u>.</u>	Reverse ((NOT)	16bits		WNOT	NOT WNOT	s		The content of S is reversed (to 0 if each bit is 1	2.64
bo.		,	32bits		DNOT	DNOT	-		and to 1 if it is 0.). The result is stored in D.	4.28
	Exclusive	logical	8bits		XOR			·	Exclusive logical sum (XOR) of S1 content	2.84
	sum	logical	16bits		WXOR	XOR WXOR	S ₁ S ₂	D	and S_2 content is determined. The result is	2.64
	(XOR)		32bits		DXOR	DXOR	U ₁ U ₂		stored in D.	3.56
	(8bits		SRH1					3.50 4.48+0.92n
		ch 1				SRH1	S ₁ S ₂	S3	If a data matching the content of S_1 exists between S_2 address and S_3 address, CARRY FLAG is turned ON and	
	Data sear	Data search 1		89	WSRH1	WSRH1	01 02	3	the position data is stored in S_1+1 .	4.32+0.92n
£	Data sear		16bits	00						
arch	Data sear		8bits						If an data matching S_1 content exists in the area of	3.92+1.48n
Search				212	SRH2	SRH2			If an data matching S_1 content exists in the area of data number designated with K from the address	3.92+1.48n 3.92+1.48n
Search	Data sear Data sear		8bits 16bits	212 213	SRH2 WSRH2	WSRH2	S ₁ S ₂	к	If an data matching S ₁ content exists in the area of data number designated with K from the address of S2, CARRY FLAG is turned and the position	3.92+1.48n
Search			8bits	212 213	SRH2		S ₁ S ₂	к	If an data matching S_1 content exists in the area of data number designated with K from the address	

S,D: Register	H: Hexadecimal constant	K: Decimal constant
---------------	-------------------------	---------------------

	Classific	atior	ı	No.	Command word	Symbol	Function	Execution time (µs)
			Odd	83	MKP1		Most significant bit is set/reset so that the bit number of "1"	(μs) 3.96
ion /	Parity bit crea	te	Even		MKP2	- MKP1 MKP2 S D	becomes odd (MKP1) [Even (MKP2)], using the lower 7bits in	3.96
arity culat			Odd		PCH1		the content of S as "source data". The result is stored in D. CARRY FLAG is turned ON unless the bit number of	5.52
cal P	Parity check	Parity check			PCH2	PCH1 S	"1" is odd (PCH1) [even (PCH2)] upon parity check of	
			Even		-		S content.	5.52
		-	$ts \rightarrow 8bits$	152	BIN WBIN	BIN WBIN S D	BCD data stored in S is converted to binary	3.56
			$ts \rightarrow 16bits$ $ts \rightarrow 32bits$		DBIN	DBIN	data and, thereafter, stored in D.	7.12 15.88
			\rightarrow 2 digits		BCD	BCD		3.64
	,		$s \rightarrow 4$ digits		WBCD	WBCD S D	Binary data stored in S is converted to BCD data and, thereafter, stored in D.	10~13
	BCD data	32bits	$s \rightarrow 8$ digits	155	DBCD	DBCD		27~38
	JIS →Conversi data	on to	binary	156	JBIN	JBIN S D K	Character and numeral data shown with K from the address of S are deemed as JIS code and then stored in the area having D as its head address, after converted to binary number.	3.08+3.92n
	Binary data $\rightarrow 0$ JIS	Conv	ersion to	157	BJIS	BJIS S D K	The digit number shown with K from the address of S is deemed as hexadecimal number and the stored in the area having D as its head address, after converted to JIS code.	2.84+3.00n
	$4 \rightarrow 16 \text{ DECC}$	DEF	ર	50	DECO	- DECO S D	The content of S is stored in D, after its lower 4bit was decoded to hexadecimal data.	1.24
sion	16 →4 DECC	DEF	ર	51	ENCO	-ENCO S D	ON bit position, of 16 bits in the S content, is converted to binary data (two or more ON bits; Priority is given to the lower bit.) and the converted data is stored in lower 4 bits of D.	5.80
Conversion	7-SEGMENT	DEC	CODER	52	SEG	SEG S D K	Binary 4bit data is converted to 7-segment data, but limited to the digit number shown with K from the address of S, and the converted data is stored in the area which of head address is D.	8.88+2.26n
	Hour, minute, Convert to se		ond \rightarrow	158	WTIM1	WTIM1 S D	The BCD type data of hour, minute and second which is stored in 4 bytes with S on its head is converted to binary data of 0.1 sec unit and the converted data is stored in D.	11.20
	Sec → Convert to ho sec	ur, r	ninute,	159	WTIM2	WTIM2 S D	The content of S is deemed as binary data of 0.1 sec unit and converted to BCD type data of hour, minute and second. The converted data is stored in 4 bytes with D on its head.	47.83
	Code convers	sion	Setting	85	CDSET	CDSET S1 S2 D	The content of S_1 is transferred to register shown with (D address +S ₂ content). The content of S ₁ is handled as BCD.	6.04
	Code conversion Output 1			86	CDO1	CDO1 S1 S2 D	The content of register shown with (S_2 address +S content) is transferred to D. The content of S_1 is handled as BCD.	6.04
	Code conversion Output 2		87	CDO2	CDO2 S ₁ S ₂ D	BCD data stored in the register shown with (S ₂ address +S ₁ content) is transferred to D+1 and furthermore transferred to D after converted to binary data.	8.20	
nos			8bits	17	CP	CP	Upon comparison of S ₁ content with S ₂ content, either	2.84
Comparison	Comparison		16bits	12	WCP	- WCP S ₁ S ₂	one of >, =, < FLAGS is turned ON from the size	2.84
Š			32bits		DCP	bor	relation between the two.	4.36
	Ditect		8bits		BSET	BSET WBSET S D	D hit is not as designated in C contant	2.00
	Bit set		16bits 32bits		WBSET DBSET	DBSET	D bit is set as designated in S content.	2.00
_			8bits		BRST	BRST		2.80
Bit operation	Bit reset		16bits		WBRST		D bit is reset as designated in S content.	2.00
era			32bits		DBRST	DBR31		2.80
do			8bits		BPU	BUP	Bit content of S_2 which is designated in S_1	3.16
Bit	Bit extract		16bits 32bits		WBUP DBUP		content is transferred to CARRY FLAG.	4.16 3.96
1			8bits		SUM			3.96
1	On bit counte	r	16bits		WSUM	SUM S D	The sum of bits under ON, of bits in S content, is counted and the result is stored in D.	3~16
			32bits	210	DSUM	DSUM		3~30
			8bits	217		D SFR	S content is shifted by 1 bit to the right. The content entered	2.76
	1 bit right shif	t	16bits		WSFR	T WSFR S DSFR	in D is shifted to most significant bit and the content of least significant bit is shifted to CARRY FLAG.	2.64
1			32bits		DSFR		Signinicant bit is shined to CARRY FLAG.	3.52
1	n-bit right shif	it i	8bits 16bits		BSFR WBSFR	BSFR WBSFR S K	S content is shifted by designated bit number	3.36+0.56n 3.36+0.56n
1	in-bit fight silli	·	32bits		DBSFR	DBSFR	(K) to the right.	3.36+0.56h 3.80+0.96h
1			8bits	219		_D_SFL	S content is shifted by 1 bit to the left. the content entered in D	2.76
	1 bit left shift		16bits	37	WSFL	T WSFL S	is shifted to most significant bit and the content of least	2.64
Shift			32bits	220	DSFL		significant bit is shifted to CARRY FLAG	3.28
S			8bits		BSFL	BSFL	S content is shifted by designated bit number	3.36+0.56n
	n bit left shift		16bits		WBSFL		(K) to the left.	3.36+0.56n
1			32bits		DBSFL			3.88+0.96n
1	1 bit right/left		8bits 16bits	221			S content is shifted by 1 bit to the left (L/R=ON)	3.76
	shift		32bits		WSRL DSRL	L/R WSRL S T DSRL	[right (L/R=OFF).	3.76 4.28
1			8bits		BSRL	L/R BSRL	S content is shifted 1 bit by designated bit	4.20 4.52+0.48n
1	n bit right/left		16bits		WBSRL	T WBSRL S	number (K) to the left (L/R=ON)	4.52+0.48n
		nift 16bits 32bits			DBSRL	DBSRL	[right)L/R=OFF)].	4.68+0.80n

H		assificatio	n	No.	Command word	Symbol	Function	Execution time (µs)
			4bits	251				
				SUP	SUP	Data in area with S on its head address and with	6.34+1.10n	
1		8bits		252	UP2	UP2 S K	data number designated with K are shifted to upper	5.20+0.92n
	Upper		16bits	253		WUP DUP	significant direction. The least significant data is 0.	5.52+0.92n
	significa	int shift	32bits	254	DUP			5.76+1.68n
Shift			8bits	91	UP1		Data in areas from S_1 up to S_2 are shifted at unit of 1 byte. Least significant data remains unchanged.	4.52+0.92n
			4bits	255	SDOWN			6.62+0.94n
	Lower		8bits	256	DOWN	DOWN S K	Data in area with S on its head address and with	5.28+0.92n
	significa	int shift	16bits	257	WDOWN	WDOWN	data number designated with K are shifted to lower significant direction. Most significant data is 0.	5.76+0.92n
			32bits	258	DDOWN	DDOW	significant direction. Most significant data is 0.	5.88+1.68n
			8bits	160	FIFW		S content is transferred to the address shown with	5.84
	Fifo writ	е	16bits		WFIFW	FIFW WFIFW S D1 D2	(offset value shown with D_1 address + D_2 content).	6.36
			32bits		DFIFW	DFIFW	Furthermore, +1 is added to D_2 content.	7.12
1			8bits	163			O contract in terms from the D = Data in the same with O as its hand	5.88+1.00n
\sim	Fifo read	h	16bits		WFIFR	FIFR WFIFR S D ₁ D ₂	S content is transferred to D ₂ . Data in the area with S as its head address and with D ₁ content as its data number are shifted to lower	6.08+1.00n
FIFO	i no rou.	4	32bits		DFIFR	DFIFR	significant direction. Furthermore, -1 is added to D ₁ content.	6.40+1.84n
Ē			320115	105	DFIFR			0.40+1.0411
	Stack sh	nift input		68	SFIN	- SFIN S D	The areas from S address up to D address are deemed as STACK and the content of S is all stacked. However, 0 is deemed as "no data".	6.68+0.84n
	Stack sh	nift output			SFOUT	SFOUT D1 S D2	S content is transferred to D_2 . The data from D_1 address up to S-1 are shifted to upper significant direction. D_1 content is made to 0.	9.94+0.96n
		With	8bits	233		RRC	S content and CARRY ELAC are related to the sight	3.72+0.48n
		carry	16bits		WRRC	WRRC S K	S content and CARRY FLAG are rotated to the right, by the bit number designated with K.	3.72+0.48n
1	Rotate	Surry	32bits	235	DRRC	DRRC		4.48+0.88n
i l	to right	\A/:+!	8bits	242		RR		3.72+0.48n
		Without	ithout 16bits 243	243	WRR	-WRR S K	S content is rotated to the right, by the bit number	3.72+0.48n
		carry	32bits	244		DRR	designated with K.	4.52+0.88n
			8bits	236				3.72+0.48n
		With	16bits	237	WRLC		S content and CARRY FLAG is rotated to the left, by	3.72+0.48n
te	Rotate to left	carry	32bits		DRLC	DRLC	the bit number designated with K.	4.48+0.88n
			8bits	245		-		3.72+0.48n
Ř		Without	16bits	246		RL	S content is rotated to the left, by the bit number	3.72+0.48n
		carry					designated with K.	
-			32bits		DRL			4.52+0.88n
		With	8bits		RLRC	L/R RLRC	S content and CARRY FLAG are rotated to the left	4.52+0.48n
	Rotate	carry	16bits		WRLRC	T WRLRC S	(L/R =ON) [right (L/R=OFF), by the bit number	4.52+0.48n
	to		32bits	241	DRLRC		designated with K.	5.60+0.88n
		Without carry	8bits	248		L/R RLR	S content is rotated to the left (L/R=ON) [right (L/R	4.52+0.48n
	-		16bits		WRLR	T WRLR S	=OFF)], by the bit number designated with K.	4.52+0.48n
		,	32bits	250	DRLR			5.60+0.88n
	Jump			272	JMP	— JMP Ln —	Jumped into label No. Ln.	8.00
	Sub-rou	tine call		273	CALL	- CALL Sn	Sub routine of label No. Sn is executed and steps	14.20
ching							following this command example are executed.	
anchi	Return f	rom sub	routine	464	RET	RET	After termination of subroutine, the steps following the CALL command which called applicable subroutine are executed.	5.40
m bra	Repeati	ng start		472	FOR	FOR K	This command - NEXT command are repeated K times.	4.56
Program bran	Repeati	peating start (indirect)		476	FORN	FORN S	This command - NEXT command are repeated by the frequency shown with S content1 is deducted from S content whenever executed.	4.64
	Repeati	ng end		480	NEXT	- NEXT	Program from FOR and FORN commands up to this command is repeated by the frequency designated	4.04(FOR)
		-					with FOR, FORN commands.	4.24(FORN)
l			Set	440	MC	MC K	Output command of the master control range from SET up to	5.96
Mas	ter cont	rol	Reset		MCR	MCR K	RESET is controlled . Normally controlled if MO command input is ON and all OFF if the same command input is OFF.	3.86
control	I/O refre	esh		280	RIO	RIO	External input ON/OFF information is transferred to Device X and the ON/OFF information of Device Y is transferred to the external output unit.	23.28 +0.18n
1/0 co	Input refresh		281	RI	RI D K	External input data of Kbyte portion is transferred to Device X from the address of D.	8.84+1.32n	
	Output r	efresh		282	RO	- RO D K	ON/OFF information on Device Y of Kbyte portion is transferred to external output unit from D address,	9.64+1.08n
المسمع	Main pro	ogram sta	art	448	START	START	Indicating start-up of main sequence program.	-
ļΪ	Main program start Main program end		d	452	END	- END	Indicating end of main sequence program.	-
-			~	102				
abel		•			PEND	PEND	Indicating end of sequence program including subroutine.	-

S,D: Register H:Hexadecimal constant K:decimal constant n: Label No.

	Classification	No.	Command word	Symbol	Function	Execution time (µs)
	High speed counter data read	316	HCR	HCR S ₁ S ₂	Directly reads internal memory of high speed counter module.	151
a)	High speed counter data write	317	HCW	HCW S ₁ S ₂ H	Directly writes data in internal memory of high speed counter module.	3+115n
l Module	Common I/O data read	318	IOR		Directly reads internal memory of analog module.	3+120n
Special	Common I/O data write	319	IOW	-IOW S ₁ S ₂ H	Directly writes data in internal memory of analog module.	15 +78.5n
0,	Special module byte data read	304	SPR		Directly reads internal memory of serial I/O module.	633 +250n
	Special module byte data write	306	SPW	- SPW S ₁ S ₂ S ₃	Directly write data in internal memory of serial I/O module.	371 +383n
	Annunciator	291	ANN	ANN H S	Message data and time in the 16Byte area with code H and S on its head address are transferred to the annunciator area of special register.	141.88
	User defined clock	293	USC	USC K ₁ K ₂ K ₃	User defined clock 1, 2 in special relay are set up.	75.42
Others	Built-in clock 30 sec correction	292	ADJ	— ADJ	30 sec correction is made to the built-in clock. Less than 30 sec is rounded off. More than 30 sec is counted up as 1 minute.	188
Oth	Communication speed setting for peripheral equipment	288	BAUD	-BAUD K	The communication speed for peripheral equipment is changed into the speed designated with K.	55.46
	Program stop	287	STOP	-STOP	Run of sequence program is stopped.	-
	Scan time reset	46	WDR	WDR	The scan time monitor timer is reset.	52

S,D: Register H: Hexadecimal constant K: Decimal constant

(5) Exclusive applied commands for PC3J

	Class	sificati	on	No.	Command word	Symbol	Function	Execution tim (µs)
Transfer commands	Bit block tr	ansfe	r	121	BBMOV	BBMOV Sh1 Dh2 K	Bit data with bit position represented by h1 of S at its head and with points represented by K is transferred to an area with bit position represented by h2 of D at its head.	27~39 +0.34n(Bit
Son			4bit	259	STURN	STURN S D K	Transfer to area with D as its head address in inverse	8.76+2.36
ster	Inversion		8bit	260	TURN		sequence from last data in data area with S as its head address and with points represented by K.	8.76+1.72
rans			16bit	261	WTURN			8.76+1.72
F	Address co	onstar	it transfer	320	MOVAD	MOVAD S D	S is stored in D after changed into indirect address.	0.72
			8bit	323	+H	+H S H D	After S content and constant H were added, the result is stored	2.40
		Binary	16bit	324	W+H	W+H	in D. Data are all handled as binary value.	2.40
	Constant		32bit	325	D+H	D+H S H	S content and constant H are added and the result is stored in the address next to S. The data are all handled as binary number.	4.04
	addition		2 digits	326	+HP		After S content and constant K were added, the result	7.80
		BCD	4 digits	327	W+HP	W+HP	is stored in D. The data are all handled as BCD.	23.80
			8 digits	328	D+HP	D+HP S K	S content and constant K are added and the result is stored in the address next to S. The data are all handled as BCD.	58~64
			8bit	329	-H	-H S H D	After S content and constant H were deducted, the result is	3.20
		Binary	16bit	330	W-H	W-H	stored in D. The data are all handled as binary value.	3.20
	Constant		32bit	331	D-H	D-H S H	S content and constant H are deducted and the result is stored in D. The data are all handled as binary number.	4.52
lon	deduction		2 digits	332	-HP	HPS_K_D	After S content and constant K were deducted, the result is	6.92
utat			4 digits	333	W-HP	W-HP K B	stored in D. The data are all handled as BCD.	22.76
ompi		BCD	8 digits	334	D-HP	D-HP S K	S content and constant K are deducted and the result is stored in the address next to S. The data are all handled as binary number.	55~67
Arithmetic computation		Diagona	8bit 16bit	335 336	*H W*H		After S content and constant H were multiplied, the result is stored in D. The data are all handled as binary value.	1.24 4.60
ithm	Constant	Binary	32bit	337	D*H	D*H S H	After S content and constant H were multiplied, the result is stored in the address next to S. The data are all handled as binary value.	23.04
Ā	multiplica- tion		2 digits	338	*HP	^{*hp} S K D	After S content and constant K were multiplied, the result is	13~15
	lion	BCD	4 digits	339	W*HP		stored in D. The data are all handled as BCD.	39~50
			8 digits	340	D*HP	D*HP S K	After S content and constant K were multiplied, the result is stored in the address next to S. The data are all handled as BCD.	160~180
	Constant dividing		8bit 16bit	341 342	/H W/H	/H S H D	After S content and constant H were divided, the result is stored in D and remainder stored in next address. The data are all handled as binary value.	17~19 28~30
		Binary	32bit	343	D/H	— D/H S H —	After S content and constant H were divided, the result is stored in address next to S and remainder stored in next next address . The data are all handled as binary value.	77~82
			2 digits 4 digits	344 345	/HP W/HP	/HPS_K_D	After S content and constant K were divided, the result is stored in D and remainder stored in next address. The data are all handled as BCD.	21.26 56.92
		BCD	8 digits	346	D/HP		After S content and constant K were divided, the result is stored in address next to S and remainder stored in next next address. The	149~164
			8bit	347	ANDH		data are all handled as BCD.	0.40
	Constant lo	oaic	16bit	-	WANDH	ANDH S H D WANDH	After logic product (AND) of S content and constant H was computed, the result is stored in D.	2.40 2.40
itation	product	- 3	32bit		DANDH		After logic product(AND) of S content and constant H was	3.96
uta				250			computed, the result is stored in address next to S.	
ğ	Constant lo	oaic	8bit 16bit		ORH WORH	ORH S H D	After logic sum (OR) of S content and constant H was computed, the result is stored in D.	2.40 2.40
Logic compu	sum	- 3	32bit		DORH	DORH S H	After logic sum (OR) of S content and constant H was computed, the result is stored in address next to S.	3.96
Š	Constant		8bit	-	XORH	XORH S H D	After exclusive logic sum (XOR) of S content and constant H was computed, the result is stored in D.	2.72
	exclusive I	ogic	16bit		WXORH		After exclusive logic sum (XOR) of S content and constant H	2.72
	sum		32bit		DXORH	DXORH S H	was computed, the result is stored in address next to S.	3.96
	0		8bit	-	STI1	STI1 S1 D S2	The sum in data area with S1 as head address and with number represented by S2 content is stored in D	6.12+0.84
p	Sum		16bit	-	WSTI1	WSTI1 DSTI1	with number represented by S2 content is stored in D. The data are all handled as binary value.	7.00+1.08
statistic processing			32bit		DSTI1		-	7.80+1.52
ŝ	Max value		8bit 16bit	-	MAX WMAX	MAX S1 D S2	Maximum value in data area with S1 as head address and with number represented by S2 content is stored	5.56+1.00 5.72+1.00
bro	retrieval		32bit		DMAX	WMAX DMAX	in D.	6.20+1.60
g			8bit	-	MIN	i	Minimum value in data area with S1 as head address	5.72+1.00
	Min value		16bit	-	WMIN	MIN S1 D S2	and with number represented by S2 content is stored	5.72+1.00
N.	retrieval		32bit		DMIN	DMIN	in D.	6.20+1.60
			8bit	-	AVE		Mean value in data area with S1 as head address and with number	33.24+1.0
	Mean		16bit		WAVE	AVE S1 D S2	represented by S2 content is stored in D. The data are all handled as binary	82.08+1.3
	32bit		•		DAVE		value and fractions over 4 at first decimal point are counted as one. Subroutine is closed when the conditions are met, and applicable	131+1.44
	Condition	onditional return		285	CRET	CRET	subroutine is called and executed from step next toCALL command.	5.40
s	Conditiona	rea designated I/C		1			External I/O of Kbyte portion from D address are	16.00+2.4
Jthers	Area desigi			295	ARIO	ARIO D K	refreshed.	
Others		mmano ng	l flag clear	295 300	ARIO SYS	- SYS 4 1 0	refreshed. Set up so that applied command flag is cleared at reading of applied command . Set up so that applied command flag is not cleared at	81.70

	Classification	No.	Comma nd word	Symbol	Function	Execution time (µs)
Others	SYS Clock adjustment instruction (PC3J series ver2.6~) *1	300	SYS	SYS 5 5 0	The clock in CPU is adjusted by "the minute second day hour year month week" of the 4-word which makes the address of S a head.	

S,D: Register , H: Hexadecimal constant K:decimal constant *1 PC3JG PC3JBG PC3JP can use this instruction. PC3JL, PC3JD, PC3JB, PC3JM can use this instruction since version 2.6. PC3J PC3JNF PC3JNM can not use this instruction.

(6) Exclusive applied commands for PC3JG

	Classification			Command word	Symbol	Function	Execution time (µs)
		register address setting	371	BRSET	-BRSET S D	The Indirect address of the buffer register(EB) specified S is set to the 2 word area with D as the head address.	0.96
commands	Buffer register transfer	Indirect loading	372	WBR		Data in buffer registers which of address is the content of 2 word area with S as the head address is transferred to registers with D as the head address. Size is K.	80+2n
Transfer (Indirect saving	373	WBW	— <mark>WBW S D К</mark> —	Registers with S as the head address is transferred to buffer registers which of address is the content of 2 word area with D as the head address. Size is K.	80+2n
Others		order the message		MSET	-MSET H S D	Message of the number indicated with H which of head address is S are tranfered to DLNK-M2 indicated with H. The response data from DLNK-M2 are trnsfered to the area which of head address is D.	80+4n
		e I/O resister instruction for JC-PCS	370	CSET	CSET H S D	I/O register read-out instruction of the number indicated with H which of head address is S are transferred to PCS. The response data from PCS are transferred to the area which of head address is D	60+4n

S,D: Register , H: Hexadecimal constant K:decimal constant

7.2.8 Equipment Information Memory

The equipment information memory is available to store comments, etc. on sequence circuits separately from sequence program, parameters and data.


This equipment information memory of 640KB capacity can normally store 10,000 points or more , where limited to the address comments only. The number of storable comments differs depending on the content of comment.

Storing comments ,etc. in the equipment information memory is effected by peripheral equipment (PCwin).

The peripheral equipment (PCwin) can display commented circuit diagram, cycle chart, etc. by reading the information stored in the equipment information memory.

Storing and reading in/from the equipment information memory can be made by the peripheral equipment (PCwin) for the PC3J, irrespective of CPU operation mode. The PC2 Series peripheral equipment (GL1, etc.) can not store and read data in/from the equipment information memory.

Further, it is impossible to change the information stored in the equipment information memory and to store data in the same memory in sequence program. Also it is impossible to refer to the stored information in accordance with sequence program.



7.3 Link specification

Communication port	Link function
Communication port L1	SN-I/F or PC link or Commputer link
Communication port DLNK	DLNK-M2

(Note)When the "Communication port L1" (built-in standard link) parameters are not set, the link acts as SN-I/F. It operates as CMP for PC2 interchangeable mode.

Items	Specification					
Interface standard	Conforming to EIA RS-422					
Communication system	Start-stop synchronous, semi-dual					
Transmission line	Shielded twist bare cable					
Communication	0.3,0.6,1.2,2.4,					
speed	4.8,9.6, ,38.4kbps (Presetting ^{*1})					
Transmission distance	Max 1 km (total length)					
Transmission form	1:N					
Number of stations	Max 32 stations (Address No. ~ 37) [set with octal number)					
	Start bit1 bit					
Data type	Data length7 or bit (presetting)					
Dala lype	Parity1 bit (even parity					
	Stop bit or 2 bit (presetting)					
Characters used	ASCII code					
Error detection	Parity check, sum check					

(2) Computer link specification (Communication port L1)

*1 It is set up by the link parameter.

(3) FC IIIK Specification (Cor					
Items	Specification				
I/O points	Max 512 points/1 port				
Transmission points per station	When 19/.2kbps/57.6kbps is selected : Max 384 pointsWhen NC×3 selected: Max 512 points				
No. of stations	Max 16 stations (master 1, slave 15) /1 line				
I/O allocation	Minimum setting unit :8 points				
Transmission distance	Max 1 km (total length)				
Signal level	Conforming to EIA RS-422				
Communication speed	19.2kbps / 57.6kbps / NC×3speed ^{*1} (Presetting ^{*2})				
Synchronous system	Start-stop synchronous				
Transmission system	Semi-dual system (2-wire type)				
Bit composition	JIS 7 unit system, 10 bits				
Check system	Vertical parity, horizontal parity (Even number)				
Cable	Shielded twist bare cable				
Transmission data at CPU stopping	OFF data / Pre-stop data (Presetting ^{*2})				
CPU operation against communication error	Stop/RUN continue (Presetting ^{*2})				
Communication error under connection sequence	As error /repeat (Presetting ^{*2})				

(3) PC link specification (Communication port L1)

*1 This speed is set to communicate with NC machine corresponding to M-NET×3 speed.

*2 It is set up by the link parameter.

Items	Specification			
Data link	I/O : 32byte, register : 32byte			
Transmission distance	Max 3 m (only inside of controller box)			
	Parity1 bit (even parity)			
Data type	Data length 8 bit			
	Stop bit1 bit			
Signal level	Conforming to EIA RS-422			
Synchronous system	Start-stop synchronous			
Transmission system	Semi-dual system (2-wire type)			
Communication speed	288kbps			
Cable	Shielded twist bare cable			

(4)	SN-I/F specification	(Communication port L	.1)
-----	----------------------	-----------------------	-----

(5)	DLNK-M2 specification	(Communication port DLNK)	
-----	-----------------------	---------------------------	--

No.	Items	Specification						
1	Data rate	500 / 250 / 125	500 / 250 / 125 Kbps (selectable by switch)					
	O	Data rate	Maximum cable distance	Drop line length	Total expansion of drop line			
2	Communication distance	500Kbps	Below 100m	Below 6m	Below 39m			
		250Kbps	Below 250m	Below 6m	Below 78m			
		125Kbps	Below 500m	Below 6m	Below 156m			
3	Maximum number of connected nodes	64 units (master 1 unit slave 63 units) *1						
4	Node address	Master : 00	Master : 00 Slave : 01 ~ 63					
5	I/O points number of DLNK	Input: Maximum 2048 points (256 bytes) Output: Maximum 2048 points (256 bytes)						
6	I/O allotment	Minimum unit of 8 points						
7	Communication area	X·Y,M,L,EX · EY,EM,EL,GX·GY,GM ^{*2}						
8	Function	I/O refresh, me	essage command					

*1 In the case of TOYOPUC DLNK, this applies only to the asynchronous mode. There are no relations in input and output type, and the number of maximum connection notebooks is restricted with synchronous mode in the following.

Data rate	Maximum number of connected nodes
500kbps	9
250kbps	7
125kbps	6

*2 GX/GY and GM area can be used in the PC3JG separate mode.

7.4 I/O Specification

7.4.1 Allocation of connector pin

(a) PC3JG

Pin arrangement	0~1F(Left Connector)			20~3F(Right Connector)				
	Pin No.	Signal	Pin No.	Signal	Pin No.	Signal	Pin No.	Signal
	A1	COM2 (0V)	B1	PWR2 (+24V)	A1	COM4 (0V)	B1	PWR4 (+24V)
[]]	A2	COM2 (0V)	B2	COM1 (+24V)	A2	COM4 (0V)	B2	COM3 (+24V)
0	A3	COM2 (0V)	B3	-	A3	-	B3	-
A1 A2 A3	A4	COM2 (0V)	B4	-	A4	-	B4	_
A1 A2 A3 A4 A5 A6 A7 A8 A9 C112 A112 A112 A115 A115 A115 A115 A115 A	A5	Y1F	B5	X0F	A5	Y3F	B5	X2F
A4 B5 B5 A6 B5 A7 B6 A7 B8 A8 B7 A8 B8 A9 B8	A6	Y1E	B6	X0E	A6	Y3E	B6	X2E
A8 1 1 88 A9 1 1 89	A7	Y1D	B7	X0D	A7	Y3D	B7	X2D
A10	A8	Y1C	B8	X0C	A8	Y3C	B8	X2C
A13	A9	Y1B	B9	X0B	A9	Y3B	В9	X2B
A15 • • B15 A16 • • B16 A17 • • B17	A10	Y1A	B10	X0A	A10	Y3A	B10	X2A
A18 A19 A20 B19 B20	A11	Y19	B11	X09	A11	Y39	B11	X29
A20 B20	A12	Y18	B12	X08	A12	Y38	B12	X28
0	A13	Y17	B13	X07	A13	Y37	B13	X27
	A14	Y16	B14	X06	A14	Y36	B14	X26
When it was seen from	A15	Y15	B15	X05	A15	Y35	B15	X25
the front of the module.	A16	Y14	B16	X04	A16	Y34	B16	X24
	A17	Y13	B17	X03	A17	Y33	B17	X23
	A18	Y12	B18	X02	A18	Y32	B18	X22
	A19	Y11	B19	X01	A19	Y31	B19	X21
	A20	Y10	B20	X00	A20	Y30	B20	X20

The external connectors are the following.

	Туре	Specification	Type for TMW
Fujitsu ^{*1}	FCN-361J040-AU	40 pins , soldering type	TIP-5867
Fujitsu ^{*1}	FCN-360C040-B	40 pins , case	115-2007

The size of the screw of the connector is $\ensuremath{\mathsf{M2.6}}$.

And, it Can be Connected with the FCN-360 jack type (for the gold plating) made by Fujitsu Takamisawa Component Ltd.. Be sure to use contact goods for the gold plating.

*1 : Fujitsu Takamisawa Component Ltd..

(b) PC3JG-P

Pin arrangement	0	~1F(Left)	Connecto	r)	20~3F(Right Connector)			tor)
	Pin No.	Signal	Pin No.	Signal	Pin No.	Signal	Pin No.	Signal
	A1	COM2 (+24V)	B1	PWR2 (0V)	A1	COM4 (+24V)	B1	-
6	A2	COM2 (+24V)	B2	COM1 (0V)	A2	COM4 (+24V)	B2	COM3 (0V)
0	A3	COM2 (+24V)	B3	-	A3	_	B3	-
A1 81 A2 81 B2	A4	COM2 (+24V)	B4	_	A4	_	B4	-
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 B1 B2 B2 B2 B2 B2 B2 B2 B2 B2 B3 B3 B4 B5 B5 B6 B7 B8 B9 B1 B3 B3 B4 B5 B5 B5 B5 B5 B5 B5 B5 B5 B5	A5	Y1F	B5	X0F	A5	Y3F	B5	X2F
A5 B5 A6 B6 A7 B7	A6	Y1E	B6	X0E	A6	Y3E	B6	X2E
AB A9 A10 A10 B10	A7	Y1D	B7	X0D	A7	Y3D	B7	X2D
A10 B10 A11 B11 A12 B11 A12 B12 A13 B13	A8	Y1C	B8	X0C	A8	Y3C	B8	X2C
A13 • 813 A14 • 814	A9	Y1B	В9	X0B	A9	Y3B	В9	X2B
A15 B15	A10	Y1A	B10	X0A	A10	Y3A	B10	X2A
A17 A18 A18 A19 A20 B19 B20	A11	Y19	B11	X09	A11	Y39	B11	X29
A20 B20	A12	Y18	B12	X08	A12	Y38	B12	X28
0	A13	Y17	B13	X07	A13	Y37	B13	X27
	A14	Y16	B14	X06	A14	Y36	B14	X26
When it was seen from	A15	Y15	B15	X05	A15	Y35	B15	X25
the front of the module.	A16	Y14	B16	X04	A16	Y34	B16	X24
	A17	Y13	B17	X03	A17	Y33	B17	X23
	A18	Y12	B18	X02	A18	Y32	B18	X22
	A19	Y11	B19	X01	A19	Y31	B19	X21
	A20	Y10	B20	X00	A20	Y30	B20	X20


The external connectors are the following.


	Туре	Specification	Type for TMW
Fujitsu ^{*1}	FCN-361J040-AU	40 pins , soldering type	TIP-5867
Fujitsu ^{*1}	FCN-360C040-B	40 pins , case	116-2007

The size of the screw of the connector is $\mathsf{M2.6}$.

And, it Can be Connected with the FCN-360 jack type (for the gold plating) made by Fujitsu Takamisawa Component Ltd.. Be sure to use contact goods for the gold plating.

*1 : Fujitsu Takamisawa Component Ltd..






7.4.2 Specification of input

No.	lt	ems	Specification
1	Input voltag	е	DC24V
2	Input Curre	nt	5mA
3	Voltage ran	ge	DC21.6 - 26.4V
4	ON voltage/ON Current		16.8V Min. / 5mA Max.
5	OFF voltage/OFF Current		7.2V Min. / 1.5mA Max.
6	Input impedance		Approximately 4.7kΩ
7	Response	OFF→ON	10ms Max.
1	time	$ON \rightarrow OFF$	10ms Max.
8	Points		32points
9	Address		X000 - X00F, X020 - X02F
10	Common		16points per Common (COM1,COM3)
11	Indication		LED Display

PC3JG




PC3JG-P X000 Ō \cap . X00F Ò С COM1 + Photo Coupler DC24 X020 С \bigcirc _____X02F_(O С COM3 + Photo Coupler DC24

7.4.3 Specification of Output (1)Specification of Output(Output to device)


No		Items	Specification		
1	Output voltage		DC24V		
2	Output Curr	rent	0.3A/points 2A/16 points		
3	Voltage rang	ge	DC21.6 - 26.4V		
4	Max voltage	e drop at ON	1.5V Max.		
5	Leak Current at OFF		0.1mA Max.		
6	Output element		FET open drain		
7	Response time	OFF→ON	1ms Max.		
		$ON \rightarrow OFF$	1ms Max.		
8	Points		16 points		
9	Address		Y010 - Y01F		
10	Common		16 points per Common (COM2)		
11	Fuse		3.2A (with fuse alarm indication) ^{*1}		
12	indication		LED Display		

*1 When a fuse has blown, fuse alarm is indicated on LED Display.



			<u> </u>		
No.		tems	SpeCifiCation		
1	Output voltage		DC24V		
2	Output Curr	ent	0.05A/points 0.8A/16 points		
3	Voltage rang	ge	DC21.6 - 26.4V		
4	Max voltage	drop at ON	1.5V Max.		
5	Leak Current at OFF		0.5mA Max.		
6	Output element		Transistor		
7	Response	OFF→ON	1ms Max.		
	time	$ON \rightarrow OFF$	1ms Max.		
8	Points		16 points		
9	Address		Y030 - Y03F		
10	Common		16 points per Common (COM4)		
11	Fuse		Without		
12	indiCation		LED Display		

(2)SpeCifiCation of Output(Output for signal CommuniCation)




- *1 "Supply voltage to the PWR4" >= "Supply voltage to the load"
- *2 Output for signal CommuniCation Can not drive induCtion loads(like relay or solenoid valve).

7.5 I/O module specification

7.5.1 Input module specification (1) IN-11 Module (THK-2749)

(1) 11 (1)	Module (THK-2	2749)	
	Title	AC100V Inp	ut Module
Specificati	on	IN-11	(Identification Code: 0FH)
Number o	f circuits	16 points	
Insulation	n method	Photo coupler insulation	Maximum simultaneous input
Rated inp	ut voltage	AC100V / 115V 50/60Hz	points-Input voltage
Rated inp	ut current	8.5mA (AC100V 50Hz)	characteristics
Operating v	voltage range	AC85 - 132V (50/60Hz)	Ambient temper-
ON voltag current	e/ON	AC70V Max / 6mA Max	ature 55°C (Points) Ambient temper- ature 50°C
OFF volta current	ge/OFF	AC3V Min / 2mA Min	16
Input imp	edance	Approximately 14kΩ(50Hz) / 12kΩ(60Hz)	12
Response	OFF→ON	15m sec Max	s s
time	$\mathrm{ON} \rightarrow \mathrm{OFF}$	15m sec Max	point
Internal c consumpti		60mA (TYP. All points ON) (1+3.7n)mA n : Number of ON points	Maximum similtaneous
Common system		8 points 1 common (note:It is 16 points 1 common to suit the CE marking.)	
Status ind	lication	LED light with ON	Input Voltage
Weight		0.25kg	* 0



(note:Please use a short bar for terminal COM1-2 connection of the terminal block attachment to suit the CE marking.)


(2) IN-12 Module (THK-2750)

	Title	DC24V Inpu	at Module
Specificati	on	IN-12	(Identification Code: 07H)
Number o	f circuits	16 points	
Insulation	n method	Photo coupler insulation	Maximum simultaneous
Rated inp	ut voltage	DC24V	input points-Input voltage
Rated inp	ut current	10mA	characteristics
Operating v	voltage range	DC18 - 30V	Ambient temper-
ON voltag	e/ON	DC 16.8V Max/7mA Max	ature 55°C Ambient temper- (Points) ature 47°C
OFF volta current	ge/OFF	DC7.2V Min/2.5mA Min	(Points) ature 47°C
Input imp	edance	Approximately $2.5 \mathrm{k}\Omega$	12
Response	OFF→ON	15m sec Max	reous
time	$\mathrm{ON} \rightarrow \mathrm{OFF}$	15m sec Max	ints
Internal c consumpti		60mA(TYP. All points ON) (1+3.7n) mA n: Number of ON points	I I I I I I I I I I I I I I I I I I I
Common system		8 points 1 common	
Status indication		LED light with ON	27 30 DC(V)
Polarity		Non-polarity (Either plus common or minus common available for use)	Input Voltage
Weight		0.22kg	

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	External Connection and Internal Circuit Block Diagram	^{Termi} -nal No.	Signal name	^{Termi} -nal No.	Signal name
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	1	IN00		IN IO1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		3	IN02	-	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \frown \circ \circ \frown \circ $	5	IN04		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		7	IN06		
$\begin{array}{c c} & -9 \\ \hline & 0 \\ \hline \hline & 0 \\ \hline & 0 \\ \hline \hline \hline & 0 \\ \hline \hline \hline & 0 \\ \hline \hline \hline \hline & 0 \\ \hline \hline$		9	IN08	8	IN07
$\begin{array}{c c} & 12 & 1008 \\ \hline & 0 & 0 & 16 \\ \hline & 19 & 19 \\ \hline & 1 & 19 \\ \hline & 1 & 19 \\ \hline & 1 & 100 \\ \hline & 15 & IN0E \\ \hline & 17 & COM1 \\ \hline & 18 & NC \\ \hline \end{array}$	9	11	IN0A	10	IN09
19 14 INOD 15 INOE 16 INOF 17 COM1 18 NC		13	INOC	12	IN0B
Image: Constraint of the second se				14	IN0D
				16	IN0F
	DC24V			18	NC
		19	CONIZ	<u> </u>	

(3) <u>IN-22Dmodule</u> (THK-2871)

Title		DC24V Inp	ut Module
Specification		IN-22D	(Identification Code:06H)
Number o	f circuits	32 points	
Insulation	n method	Photo coupler insulation	Maximum simultaneous
Rated inp	ut voltage	DC24V	input points-Input voltage
Rated inp	ut current	5mA	characteristics
Operating v	voltage range	DC18 - 30V	Ambient temper-
ON voltag current	e/ON	16.8V Max/3.5mA Max	ature 55°C Ambient temper-
OFF voltag	ge/OFF	7.2V Min/1.5mA Min	(Points) ature 53°C
Input imp	edance	Approximately $4.7 \mathrm{k}\Omega$	28
Response	OFF→ON	10msec Max	eous
time	$ON \rightarrow OFF$	10msec Max	ints
Internal c consumpti		63mA(TYP, All points ON) (1 + 3.7n) mA n: ON point number of points	Maximum similtaneous input points 0 56 70 DC(A)
Common s	system	16 points 1 common	¹ 29 30 DC(V)
Status indication		LED light with ON (16 points display switching)	Input Voltage
Polarity		Non-polarity (Either plus common or minus common available for use)	
External connecting method		37pin D-sub connector, 1 piece	
Weight		0.20kg	



(4)IN-SW module(THK-5977)


Title		Swite	ch input module	
Specification	ì		IN-SW	(identification code:07H)
Number of c	circuits	16 points		
Response	OFF→ ON	10ms or less		
time	ON→ OFF	10ms or less		
Internal current consumption(5V)		126mA(Typ . all points ON)		
Weight		0.18kg		

Operation explanation & switch arranger	ment chart	0		ö	
Function The state of ON/OFF of the switch in front of the module is taken into the address where	IN-SW 0 1 0N	Switch No	Address	Switch No	Address
this module was allocated as direct input information.		0	X00	1	X01
	sw	2	X02	3	X03
Operation (1)The lever is pulled until the malfunction		4	X04	5	X05
prevention lock is released.	SW2 2 SW3	6	X06	7	X07
(2)ON/OFF is operated while pulling the lever.	SW4 4 SW5	8	X08	9	X09
(2)		А	X0A	В	X0B
		С	X0C	D	X0D
sw OFF	SW8 8 SW9	Ε	X0E	F	X0F
Note) Please do not operate the switch forcibly with the lock has not been released. It causes the module to be damaged.	9 SWA A SWB B SWC C SWD D C SWF F F				

7.5.2 Output Module Specification

	<u>e</u> (THK-2751)				
Title	TRIAC (Triode AC) Output Module				
on	OUT-1 (Identification Code:1FH)				
of circuits	8 points *1				
n method	Photo coupler insulation				
d voltage	AC100V/115V 50/60Hz				
load voltage	AC132V				
load current	1A/Point 4A/COM				
voltage/current	AC15V 10mA				
rush current	80A				
ent at OFF	1.5mA Max				
drop at ON	1.5V Max				
OFF→ON	150µs				
ON→OFF	1/2 cycle + 1ms				
rent (5V)	174mA (TYP. All points ON) (11 +20.3n) mA n: ON points				
ler	CR Absorber $(0.01\mu F + 47\Omega)$				
ng	5A				
vn display	With (ALM LED ON against fuse blown)				
method	8 points-1 common				
dication	LED ON at switch ON				
	0.32kg				
	Title on of circuits of circu				


(1) OUT-1 Module (THK-2751)



*1: OUT-1 Module's real I/O points is 8 points. However, PC 3JG CPU permits allocation of I/O address 16 points. At this time Lower 8 points of address becomes the real I/O. Therefore, do not use upper 8 points.

(2) OUT-3 Module (THK-2931)	
-----------------------------	--


	Title	Independent contact	relav outp	ut module			
Specificat		OUT:		(Identification Code:	2EH)		
Number o	f circuits	8 points *1					
Insulation	n method	Relay insulation					
Rated switcl	hing voltage	DC24V 2A (Resistance load)	2A/COM				
Rated swite	hing current	AC240V 2A(cos \$=1)	ZAICOM				
Minimum sw	vitching load	DC5V 10mA					
Maximum swi	tching voltage	DC30V AC264V					
Response	OFF→ON	8ms Max (at DC 24V)					
time	$\text{ON} \rightarrow \text{OFF}$	15ms Max (at DC 24V)					
Relay life		Electric: Resistance load 200,000 cy Induced load Mechanic: 20,000,000 cycles min	cles min				
Maximum swite frequency	ching	At ON: 1 sec min At OFF: 1 sec	min				
Surge kill		None					
Internal current consumption (5V)		356mA (TYP. All points ON) (11 + 43n) mA n: On Number of points					
Common system		1 point/COM (Inter common insulation)					
Status indication		LED ON at switch ON					
Weight		0.31kg					



*1: OUT-3 Module's real I/O points is 8 points. However, PC3JG CPU permits allocation of I/O address 16 points. At this time Lower 8 points of address becomes the real I/O. Therefore, do not use upper 8 points.

(3) <u>OUT-4 Module</u> (THK-5040)

Title		TRIAC (Triode AC) Output	ut Module
Specification		OUT-4	(Identification Code: 1DH)
Number o	of circuits	8 points *1	
Insulation	n method	Photo coupler insulation	
Rated loa	d voltage	AC240V 50/60Hz	
Maximum	load voltage	AC265V	
Maximum	load current	1A/Point, 4A/COM	
Minimum load	d voltage/current	AC15V 10mA	
Maximum	rush current	80A	
Leak curi	rent at OFF	1.5mA Max	
Max voltag	e drop at ON	1.5V Max	
Response	OFF→ON	150µs	
time	ON→OFF	1/2 cycle + 1ms	
	l current otion (5V)	174mA (TYP. All points ON) (11 + 20.3n) mA	n: On Number of points
Surge kil		CR Absorber $(0.01\mu F + 47\Omega)$	
Fuse rati	ng	5A	
Fuse blown display		With (ALM LED ON against fuse blown)	
Common method		8 points-1 common	
Status indication		LED ON at switch ON	
Weight		0.29kg	




*1: OUT-3 Module's real I/O points is 8 points. However, PC3JG CPU permits allocation of I/O address 16 points. At this time Lower 8 points of address becomes the real I/O. Therefore, do not use upper 8 points.

note:Please use the diode for the serge killer when you use the inductive load with DC.

(4) <u>OUT-11 Module</u> (THK-2795)

	Title	TRIAC (Triode AC) Output Module				
Specification		OUT-11 (Identification Code: 1EH)				
Number o	of circuits	16 points				
Insulation	n method	Photo coupler insulation				
Rated loa	d voltage	AC100V/115V 50/60Hz				
Maximum l	oad voltage	AC132V				
Maximum	load current	0.5A/Point 2A/COM				
Minimum load	voltage Current	AC15V 10mA				
Maximum	rush current	60A				
Leak curr	ent at OFF	15mA Max				
Max voltag	e drop at ON	15V Max				
Response	OFF→ON	150µs				
time	ON→OFF	1/2 cycle + 1ms				
	l current otion (5V)	336mA (TYP. All points ON) (11 + 20.3n) mA n: On Number of points				
Surge kill	er	CR Absorber $(0.01\mu F + 47\Omega)$				
Fuse ratio	ng	3.2A/COM				
Fuse blown display		With (ERR LED ON against fuse blown)*1				
Common method		8 points-1 common (Inter common insulation) (note:It is 16 points 1 common to suit the CE marking.)				
Status indication		LED ON at switch ON				
Weight		0.32kg				



(note:Please use a short bar for terminal COM1-2 connection of the terminal block attachment to suit the CE marking.)

*1 Modules produced before January 1996, the "ERR" is not printed on the LED cover.

(5) OUT-12 Module (THK-2752)

Title		Contact Output Module			
Specificat		OUT-12 (Identification Code: 2FH)			
Number of circuits		16 points			
Insulation	n method	Relay insulation			
Rated switc	hing voltage	DC24V 2A (Resistance load) (note: It is rated switching			
Rated swite	ching current	AC240V 2A(cos = 1) 5A/COM voltage DC24V,AC120V to suit the CE marking.)			
Minimum sv	vitching load	DC5V 10mA			
Maximum swi	itching voltage	DC30V AC264V (note:It is DC30V or AC132V to suit the CE marking.)			
Response	OFF→ON	13ms Max (at DC 24V)			
time	ON→OFF	13ms Max (at DC 24V)			
Relay life		Electric: Resistance load 200,000 min Induced load Mechanic: 20,000,000 min			
Maximum swit frequency	ching	At ON: 1 sec min At OFF: 1 sec min			
Surge kill	ler	None			
Internal curr consumption		380mA (TYP. All points ON) (11 + 23.1n) mA n: On Number of points			
Fuse rating		7.5A/COM			
Fuse blown display		With (ALM LED ON against fuse blown)			
Common method		8 point-1 common (Inter common insulation) (note:It is 16 points 1 common to suit the CE marking.)			
Status indication		LED ON at switch ON			
Weight		0.3kg			


External Connection and Internal Circuit Block Diagram	^{Termi-} nal No.	Signal name	^{Fermi-} nal No.	Signal name
Relay 1	1	OUT00	2	OUT01
	3	OUT02		
$ \begin{array}{c c} & & \\ \hline \\ \hline$	5	OUT04	4	OUT03
	7	OUT06	6	OUT05
$T_{0} CPU \leftarrow DC5 - 0 O O O O O O O O O O O O O O O O O O$	9	OUT08	8	OUT07
Fuse blown detection	11	OUT0A	10	OUT09
	13	OUTOC	12	OUT0B
FUSE 19			14	OUT0D
	15	OUTOE	16	OUT0F
	17	COM1	18	NC
	19	COM2		

(note: It is rated switching voltage DC24V,AC120V and maximum switching voltage DC30V,AC132V to suit the CE marking. Moreover, please use a short bar for terminal COM1-2 connection of the terminal block attachment.)

(note2 : Please use the diode for the serge killer when you use the inductive load with DC.


(6) OUT-15 Module (THK-2790)

Title		Power MOS FET Output (-) COM				
Specification		OUT-15 (Identification Code: 14H)				
Number of	f circuits	16 points				
Insulation	method	Photo coupler insulation				
Rated load	d voltage	DC5V/12V/24V				
Operating load	d voltage range	DC4.75~30V				
Maximum lo	ad current	1A/Point (2A/2 Points) 4A/COM				
Leak curre	ent at OFF	0.1mA Max				
Max voltage	e drop at ON	0.3V Max, 0.17V (TYP.) 1A/point 2A/at 2 poins				
Response	OFF→ON	2mS Max				
time	ON→OFF	6mS Max				
	nt consumption	310mA Max (All points ON) (11 + 18.4n) mA n: On Number of points				
Surge kille	er	Silicon surge absorber				
Fuse rating	g	6.3A/COM				
Fuse blown display		with (ALM LED ON against fuse blown)				
Common method		8 points, 1 common (Inter common insulation)				
Status indication		LED ON at switch ON				
Weight		0.26kg				




(7) OUT-16 Module (THK-2791)

Title		Power MOS FET Output (+) COM				
Specification		OUT-16 (Identification Code: 15H)				
Number of	f circuits	16 points				
Insulation	method	Photo coupler insulation				
Rated load	d voltage	DC5V/12V/24V				
Operating load	d voltage range	DC4.75~30V				
Maximum lo	ad current	1A/Point (2A/2 Points) 4A/COM				
Leak curre	ent at OFF	0.1mA Max				
Max voltage	e drop at ON	0.3V Max, 0.17V (TYP.) 1A/point 2A/at 2 Points				
Response	OFF→ON	2mS Max				
time	ON→OFF	6mS Max				
Internal curre	nt consumption	310mA Max (All points ON) (11 + 18.4n) mA n: On Number of points				
Surge kille	er	Silicon surge absorber				
Fuse ratin	g	6.3A/COM				
Fuse blow	n display	With (ALM LED ON against fuse blown)				
Common method		8 points, 1 common (Inter common insulation)				
Status indication		LED ON at switch ON				
Weight		0.26kg				



(8) OUT-18 Module (THK-2753)

Title			Transistor Output Module	e (-) COM
Specification			OUT-18	(Identification Code: 16H)
Number of	f circuits	16 points		
Insulation	method	Photo couple	er insulation	
Rated load	d voltage	DC12V/24V		
Operating load	l voltage range	DC10~30V		
Maximum lo	ad current	0.5A/Point	2A/COM	
Leak curre	ent at OFF	0.1mA Max		
Max voltage	drop at ON	1.5V Max		
Response	OFF→ON	1ms Max		
time	ON→OFF	1ms Max		
Internal current	nt consumption	136mA Max	(All points ON time) (11+7.8n) mA	n: On Number of points
Surge kille	۶r	By Zener dio	ode contained in the transistor (Zene	er voltage 60±10V)
Fuse rating	g	3.2A/COM	*1	
Fuse blown display		None		
Common method		8 points, 1 co	ommon (Inter-common insulation)	
Status indication		LED ON at s	switch ON	
Weight	Weight			




*1: This fuse is to protect printed circuit board from burning. When short-circuited, this fuse element may be unable to protect the elements.

(This fuse is soldered to the printed circuit board.)

(9) OUT-19 Module (THK-2754)


Title		Transistor Output Module (+) COM
Specification		OUT-19 (Identification Code : 17H)
Number of	f circuits	16 points
Insulation	method	Photo coupler insulation
Rated load	d voltage	DC12V/24V
Operating load	d voltage range	DC10~30V
Maximum lo	ad current	0.5A/Point 2A/COM
Leak curre	ent at OFF	0.1mA Max
Max voltage	drop at ON	1.5V Max
Response	OFF→ON	1ms Max
time	ON→OFF	1ms Max
Internal current	nt consumption	136mA Max (All points ON time) (11+7.8n) mA n: On Number of points
Surge kille	er	By Zener diode contained in the transistor (Zener voltage $60\pm10V$)
Fuse rating	g	3.2A/COM *1
Fuse blown display		None
Common method		8 points, 1 common (Inter-common insulation)
Status indication		LED ON at switch ON
Weight		0.23kg



*1: This fuse is to protect printed circuit board from burning. When short-circuited, this fuse element may be unable to protect the elements.(This fuse is soldered to printed circuit board.)

(10) OUT-28D Module (THK-2870)


Title	Transistor Output Module (-) COM
Specification	OUT-28D (Identification Code: 03H)
Number of circuits	32 points
Insulation method	Photo coupler insulation
Rated load voltage	DC12V/24V
Operating load voltage range	DC10~30V
Maximum load current	0.2A/point 2A/COM
Leak current at OFF	0.1mA Max
Max voltage drop at ON	1.5V Max, 0.8V (TYP.) 0.2A
Response OFF→ON	1ms Max
time ON→OFF	1ms Max
Internal current consumption (DC5V)	210mA Max (All points ON)
External voltage	DC12/24V(DC10~30V)
power supply Current	38mA (Typ. DC24V, per 1 PWR)
Surge killer	C-E by Zener diode
Fuse rating	3.2A/COM *1
Fuse blown display	None
Common method	16 points, 1 common (Inter-common insulation)
Status indication	LED ON at switch ON (16 points display switching)
External connecting method	37-Pin D-sub connector, 1 piece
Weight	0.20kg



*1: This fuse is to protect printed circuit board from burning. When short-circuited, this fuse may be unable to protect the elements. (This fuse is soldered to the printed circuit board.)


(11) <u>OUT-29D Module</u> (THK-5025)

	Title	Transistor Output Module (+) COM			
Specification	1	OUT-29D (Identification Code: 12H)			
Number of	circuits	32 points			
Insulation r	nethod	Photo coupler insulation			
Rated Load	d voltage	DC12V/24V			
Operating Load	voltage rang	DC10~30V			
Maximum Lo	ad current	0.2A/point 2A/COM			
Leak curren	t at OFF	0.1mA Max			
Max voltage d	rop at ON	1.5V Max, 0.8V (TYP.) 0.2A			
Response	OFF→ON	1ms Max			
41.000.0	ON→OFF	1ms Max			
Internal current (DC5		210mA Max (ALL points ON)			
External	voltage	DC12/24V (DC10 - 30V)			
power supp	oly Current	Max 148mA (at DC30V, per 1 PWR) Typ. 82mA (at DC24V, per 1 PWR)			
Surge killer	-	C-E by Zener diode			
Fuse rating	l	3.2A/COM *1			
Fuse blowr	n display	None			
Common method		16 points, 1 common (Inter-common insulation)			
Status indication		LED ON at switch ON (16 points display switching)			
External connecting method		37-Pin D-sub connector, 1 piece			
Weight		0.20kg			



*1: This fuse is to protect printed circuit board from burning. When short-circuited, this fuse may be unable to protect the elements. (This fuse is soldered to the printed circuit board.)

7.5.3 Identification and function of each I/O module component



1/O display LED ----- 0 - F lamps display ON/OFF status of I/O.

(OUT-1, OUT-11, OUT-12, OUT-15, and OUT-16 modules 'FUSE BLOWN" of each is alarmed by other ALM lamp, in addition to status display by 0 - F lamps.

(2) Terminal block lock lever -- To set and lock terminal block to the module.

(2 levers altogether at top and bottom)

(3) Terminal block ------ Detachable terminal block for I/O wiring


Detachment of terminal block

- PC3J/2J I/O module is of such a construction as to permit simple detachment of I/O terminal block.
 - In detaching and attaching, follow the operation sequence given below.

How to remove the terminal block

- $r_{\rm D}$ Open outward both of top and bottom terminal block lock levers with them in fingers.
- (2) After complete open of the levers, draw frontward the terminal block.
 - (If single-side lever only is opened, again draw frontward the terminal block, with its floated-up end in hand.)

[How to remove the terminal block 1]




[How to remove the terminal block 2]

How to set the terminal block

- (1) Be sure to check that both of top and bottom terminal block lock levers are fully opened outward.
- (2) Push-in the terminal block, with its lower stage faced to the left, until it clicks. Be sure to check that the terminal block is perfectly locked at both top and bottom sides when the lever was push in.

[Hot to set the terminal block 1]



7.5.4 Fuse Specification


*

Type name Item	GP-50	GP-75	MP-63	HM-32	LM-32
Module used	OUT-1	OUT-12	OUT-15 OUT-16	OUT-11	OUT-18 [*] OUT-19 [*] OUT-28D [*] OUT-29D [*] OUT-38F [*] OUT-39F [*]
Profile		Plug-shaped		Dip shaped	l micro fuse
Rated current	5A	7.5A	6.3A	3.2	2A

The fuses used in OUT-18, OUT-19, OUT-28D, OUT-29D, OUT-38F, OUT-39F can not be replaced because of the soldered type.

Fuse blown detecting function:

Output modules OUT-1, OUT-11, OUT-12, OUT-15, OUT-16 have fuse blown detecting function, which then enables to set up at the unit of each module whether fuse blown is detected or not as error. (OUT-3, OUT-18, OUT-19, OUT-28D, OUT-29D, OUT-38F, OUT-39F are not provided with this function.)



Jumper status	Setting	Contents	CPU status	Output module display
	ON	Fuse blown detected as error	RUN stop Error code 43	ALM LED ON
or H	OFF	Fuse blown not detected as error	RUN goes on	ALM LED ON

7.6 Base Specification

Five different bases of 2-slot base, 4-slot base, 6-slot base, and 8-slot base (2 bases) are available to install according to the number of I/O modules. These can be used with additional I/O rack.

And, there is Selector Base. It has selector function.

Type	THR-2766	THR-2872	THR-2813	THR-2775	THR-2814		
Number of I/O modules installed	8 mo	dules	6 modules	4 modules	2 modules		
Outer dimension (W×H×D mm)	406×130×7 424×130		335×130×7	264×130×7	193×130×7		
Installing dimension (W×Hmm)	391×86	409×86 320×86		249×86	178×86		
Mounting hole	06 bell-shaped hole (M5 screw used)						
Weight (kg)	0.8	0.85	0.65	0.5	0.35		

Bases for PC3J /2J application


* Precautions in use of PC2J:

Only one I/O bus connector is used for 2-slot base, 4-slot base, 6-slot base and 8-slot base. Hence, the number of additionally connectable bases is one set maximum. When connecting two or more additional bases, use two 8-slot bases (2 pieces of I/O bus connectors) or I/O Branch Module.

Further, in this case the total length of I/O cables and length per cable shall be 5m max and 3m max respectively.

(Note) The maximum quantity of additionally connectable bases is 3 sets maximum. When connecting MC256 IV, calculate the quantity of additional bases as one base for one MC256 IV.

Base



(1) Module fixing hole

To fix the selector module, I/O module, power module, etc.

(2) Module connector

To connect the power module to the power unit, the selector module, high-speed remote SAT Station module to CPU/SEL, and I/O, communication and special modules to 0 - 7 respectively.

- (3) Base mounting holeUsed to mount the base.
- (4) I/O bus connectorTo connect I/O cable.
- (5) 5V terminal block (5V, 0V, FG)DC5V and FG terminal block

7.7 Power Module Specification

There are power supply module, AC input power source unit (POWER 1) and DC input power source unit (POWER 2).


The POWER 1 can work on input voltage ranging from AC85 to 264V.

The POWER 2 can work on input voltage ranging from DC18 to 264V.

Power module specification

Items	Туре	THV-2747	THV-2748			
Name		POWER1	POWER2			
Input voltage		AC85 ~ 264V	DC18 ~ 32V			
Input frequency		47 ~ 66Hz -				
Power consumption		38W max, 80VA max 40VA max				
Rush current		Max 20A (subject to AC100V input) 40A (subject to AC200V input)	Max 5A			
Rated output current	DC5V	4A				
over current protection	DC5V	5.25A min				
Over-voltage protection	n	5.75 ~ 7.00V				
Efficiency		65%typ 70%typ				
Outside dimension		35(W)×130(H)×110(D) mm				
Weight		0.33kg 0.34kg				

Power module



- (1) Lower cover
- (2) Terminal block

POWER 1 is the terminal block to input AC85 - 264V and output to RUN relays.

POWER 2 is the terminal block to input DC18 - 32V and output to RUN relays.

"RUN relay" output contact will open and close synchronizing with the CPU-RUN signal.

CPU at running: output contact is closed

CPU at not running: output contact is opened

But the output to RUN relays is only effective in the rack (CPU rack) wherein CPU module is installed.

(No output is effective in the additional I/O rack.)

note:Please use the diode for the serge killer when you use the inductive load with DC.


7.8 Selector Module Specification

This selector module is used when using additional base other than the basic base on which CPU is mounted. This module enables to set up Rack No. and head address of I/O Module addresses to be allocated. When Selector Base is used, this module isn't used.

Type Items	THU-2765
Function	Enable to set up Rack No. and I/O address
Consumption current	31mA
Outside dimension	35(W)×130(H) ×110(D)mm
Weight	0.16kg

Selector module

This is needed when I/O rack for additional installation is used.



(1) POWER lamp

Showing that 5V power supply is ready in the base, but turning off when instantaneous interruption of the power is detected. (When power throw-in is made at the additional I/O rack side later than the CPU rack, the CPU detect I/O power interruption and, hence, this lamp does not turn ON. For resetting it, turn on CPU RESET switch.

(2) ERROR lamp

This lamp turns ON against error of the I/O module, which is installed on applicable rack, and parity error of I/O bus.

- (3) RACK NO. selector switch
 This switch is to select Rack No. in the range of 1 E (hexadecimal).
 Selection of Rack No. "F" or Rack No. doubling would result in error.
- (4) I/O ADDRESS selector switch This switch intended to decide the head address of the rack selects the addresses in the range of 00 - 3F (hexadecimal).
- (5) Upper cover

Rack No. setup and head address setup

Where additional I/O racks are installed, rack No. and head address must both be set up using RACK NO. selector switch and I/O ADDRESS selector switch in the selector module. Further, with PC3JNF and PC3JNM, CPU Rack No.= 0 and head address = X000 (Y000) are fixed.


(1) Rack No.

Rack No. is selected from the range of 0 to E. (But actual selection range of additional I/O rack No.is 1 to E because of fixed CPU rack No.0 for PC3JNF and PC3JNM) Rack No. has no relation with I/O cable connection order. Rack No. is intended to discriminate each rack. Where two or more racks exist, avoid double setup.

(2) Rack head address

PC3 enables to set up the head address individually for each rack.

Set up it by upper two digits of the head address of each rack and I/O ADDRESS selector switch. Further, in setting up, be careful to avoid overlapping of other rack to I/O address. Skip setup of I/O address is trouble free.



Note) Switch OFF the power source before switch setting up. Related self-diagnosis

For the details of the following items, refer to "Self-Diagnosis."

- Use of I/O Rack F
- I/O Rack No. overlap
- Overlap of I/O Rack No.
- (3) I/O Address

I/O addresses in each base are allocated according to the number of allocation points which were setup on PARAMETER in the order from left slot (slot 0), based on the head address as a reference.

7.9 I/O Cable Specification

This cable is used to connect the basic base, on which CPU is mounted, with additional base on which Selector Module is mounted.

Type Items	THY-2770	THY-2771
Cable length	0.5m	1m
Weight	0.17 kg	0.24 kg

*) Cable length is optionally available up to 3m maximum on special request (order).

7.10 I/O Branch Module Specification

This module is used to connect two or more additional bases.

Type	THU-2774
Outside dimension	93(W)×113(H)×18.5(D)mm
Installing dimension	77.6(W)×86(H)mm
Installing holes	06 bell-shaped hole (M5 screw used)
Weight	0.19 kg

*) This module is not needed when 8-slot bases (2 pcs.)are used.

7.11 I/O Conversion Cable Specification

This cable is used to connect bus line to devices (MC256IV, etc.) where in PC2 bus is ready and to connect bus line to the I/O base of PC2.

Type Items	THY-2772	THY-2773
Cable length	0.5m	1m
Weight	0.17kg	0.24kg

*) The cable length is optionally available up to 3m maximum on special request (order).


7.12 Selector base specification Selector base PC3J/PC2J is the integrated base combining conventional base and selector module and can be used additional base for each CPU module. (However cannot be used for CPU base.) Setting for rack No. and heading address setting for I/O module are executed.

Type	THR-5643	THR-5644	THR-5645	
Actually installed I/O number	8 Modules	6 Modules	4 Modules	
Outer dimension (W×H×D mm)	370.5×160×7	299.5×160×7	228.5×160×7	
Mounting dimension (W×H mm)	350×145	280×145	210×145	
Consuming current	32mA(Typ.)			
Weight	0.69kg	0.57kg	0.45kg	

Selector base

7.12.1 Composition example of Selector Base


Selector base has configuration shown in below:



Note) Selector base cannot be used as CPU base.

Use one of the bases for CPU from 8 slots base(2), 6 slots base, 4 slots base and 2 slots base.

7.12.2 Name and function of each portion for Selector Base



(1) POWER lamp

Indicates 5V power source is supplied to base module.


However the lamp turned off when interruption of power source is detected. (This lamp does not light because CPU detects I/O power down when power source of selector base is turned on after CPU started up. Turn on CPU's reset switch to release this state)

(2) Error lamp

Lights when module error and I/O bus parity error that are amounted on applicable rack are generated.

- (3) Rack number selective switch Rack number is set within range 1 ~ E (Hexadecimal notation). Error is generated when rack number "E" is selected or duplicated rack No. is selected.
- (4) I/O address selective switch Determines heading of address number for rack I/O module within range 00 ~ 3F. Pay attention for giving overlapped I/O address to the rack belonging to other rack. Random setting of I/O address is not problem.

Setting example of rack No. and I/O address



(1) 5V power source terminal

This terminal is used for receiving terminal 5V from external source or supply 5V to outer load. Do not connect 5V and 0V terminals between racks having power source in their rack. This will be parallel operation of module, which causes breakage of module. Also do not connect terminal in reverse polarity or supply power other than 5V, which prevents module from breakage.

(Recommending screw tightening torque: 1N·m)

- (2) I/O bus connector Serves to connect I/O bus cable.
- (3) Connector for power module This connector is used to connect POWER 1 module or POWER 2 module.
- (4) Connector for I/O module

This connectors are used to connect with such module as I/O module, communication module or special module. Do not connect with CPU module or selector module, if connected the module could be broken.

8. Link function

PC3JG CPU has SN-I/F, computer link, PC link and DLNK-M2 as standard.

PC3JG CPU has capability to install as many as 14 sets of link (communication) module^{*1} other than built-in links.

Refer to operation manual for each link module in PC3J/PC2 Series concerning each link module. Concerning built-in link refer to "10. Built-in link function".

- *1 Maximum link number is total 16 links: 14 sets of link module and such 2 links as SN-I/F, computer link, PC link and DLNK (However "8 module/program" and "consuming memory capacity is less than 60K bit").
 - SN-I/F, computer and PC link require no consuming memory.

Maximum 8 modules are required for a program (1 module is allocated for built-in link except SN-I/F.)

Accordingly, maximum module number will become 8 modules when such operation mode requires only one program (PRG.1) as PC2 compatible mode.

Also such installation that requires more than 60K bite of consuming memory more is incapable. Consuming memory capacity varies depending on each communication module.

8.1. Link parameter setting

Set parameter for each program when link module is used installing on PC3JG.Please do not set the same link parameter to link No.1~8. Moreover, please do not set the same parameter through the other programs.

Link paran	neter setu	IP)
Program © P1	No	C P3)	
Link para	meter list—			
Link	Rack	Slot No.	Link module	
1 2 3 4 5 6 7 8	Built-in 0 2 4 6 8 8 A C	Standar 0 1 2 3 4 5 6	d Computer link DLNK-M2 PC link slave, PC1-I/F input FL-net(8KB) FL-net(8KB) SIO module, Memory card I/F High speed remote I/O_AS-i HPC link(master),SUB-CPU(ma	Link setup(S) Detail(D) All clear(C)
			DK Cancel	

When link module is used installing on PC3JG^{*2}, a few notices are required to set parameter for each program.

Have a good understanding explanation in this chapter before operation start.

*2 Handling of link module is the same with conventional PC2 Series when CPU in PC3JD Series is used in PC2 compatible mode.
 Except that link No. is handled as 1-1 ~ 1-8. Accordingly Link No. data in CPU in PC2 Series and CPU in PC3J Series become different as shown below when status information is stored in special register at the time communication abnormality.
 < Link No. data stocked in special register > CPU in PC2 Series: "01H" ~ "08H" (expression in hexadecimal notation) CPU in PC3J Series: "11H" ~ "18H" (expression in hexadecimal notation)

8.2. Data link area

When the link modules for data link are mounted in the PC3J, the data link areas available for use (usable devices) are as listed below.

Link modules	Data link areas (usable devices)							
	L,M	X,Y	R,D	EL,EM	EX,EY	GM	GX,GY	U
PC link	0	0			•	0	0	
PC1-I/F	0	0			•	0	0	
High speed remote I/O	0	0			•	0	0	
HPC link	0		0	*1		0		
Multiple communication I/F	0	0			•	0	0	
M-NET	0	0				0	Ø	
Pulse output	0	0	0		•			
DLNK-M	0	0			•			
DLNK-M2	0	0			•	0	0	
AF1K	0	0	0			0	Ø	
MA1K	0	0	0		•	Ø	0	
ME-NET	0		0					
FL-NET	0	0	0			0	0	0
PROFI-S2	0	0	0			0	0	
Motion controller	0	0	0		\bullet	0	0	

- The -marked devices are the conventional usable devices and the device that can use the division mode of 3J is and and the device that can be the use it at the PC3JG division mode is ○, ●, and ◎.
- Where the PC3J CPU is in run under PC2 compatible Mode, the usable devices are limited to the -marked ones. Use of the -marked devices is not allowed.
- *1: For HPC link, Ver 2.20 and higher Ver can use some (EL, EM) of the extended relay areas.

Furthermore, availability of the data link areas differs depending on CPU operation mode.

< Case of Data Area Separate Mode >

Only data areas in a program wherein applicable link parameters are set up can be applied to the data link areas (devices).

For example, where PC link host station is set up in Program 2 and parameters are set up so as to send L0000 ~ L001F to slave station 1, L0000 ~ L001F in Program 2 are sent to slave station 1.

Under "Data Area Separate Mode", attention must be paid to the following items regarding the data link areas.

• L, M, R. D are independent every program.

Set up each area to store the received data so as to avoid doubling in each link setup every program. Furthermore, set up each area so as to avoid doubling with those in the data registers intended to store output coil in the program and calculated result.

• X, Y, EL, EM, EX, EY,GX, GY, GM and U are common to each program.

Set up each area to store the received data so as to avoid doubling in all the installed links. In addition, set up each area so as to avoid doubling with the data register to store the output coils of all programs and calculated result.

< Case of Data Area Single Mode or PC2 compatible Mode>

Only data areas common to each program are applied to the data link areas.

For example, where PC link host station is set up in Program 2 and link parameters are set up so as to send L0000 ~ L001F to slave station 1, L0000 ~ L001F in the basic area are sent to the slave station 1.

In the case of Data Area Single Mode or PC2 compatible Mode, attention must be paid to the following regarding the data link areas.

• All the data link areas are common to each program .

Set up each area to store the received data so as to avoid doubling in all the installed links. In addition, set up each area so as to avoid doubling with the data register to store the output coils of all programs and calculated result.

8.3. Commands

Where link module to issue commands is mounted in the PC3J, some restrictions are given to handling of the commands as described below.

- 1. Where commands for data read, etc. are sent, the PC3J operation and response are different depending on CPU operation mode.
 - < Case of Data Area Separate Mode >

Where commands for data read, etc. are sent, the data areas in a program wherein link parameters are set up are applied to the PC3J operation and response. The data areas in other program (no link parameters set up therein) can not be applied.

For example, where the computer link is set in Program 1 and V40 is read using one I/O point read command, the response data is V40 in Program 1.

< Case of Data Area Single Mode or PC2 compatible Mode >

Where the commands for data read, etc. are sent, the data areas common to each program are applied to the PC3J operation and response.

For example, where the computer link is set in Program 2 and S200 is read using I/O register word read command, the response data is S200 in the basic area.

- 2. Extended relay and extended register can not be applied to the commands.
- 3. Commands intended for control of CPU operation such as scan halt, halt reset (release), etc. are applied to control of the system overall. These can not be applied to individual control every program.
- 4. Some commands for program read, etc. are not available for the use. However, it is possible to issue the commands intended to support the PC3J CPU function by mounting a link module which contains therein the command function corresponding to the PC3J, whereby the restrictions mentioned above are eliminated.
- 8.3.1. Computer Link commands

Where any of the computer link modules in Ver 5.00 and lower Version is mounted in the PC3J, the PC3J operates and responds as described on next page when the computer link commands are sent.

However, the PC3J operation and response are identical to Ver 5.00 and lower Version when it is operated in PC2 compatible Mode.

Even if the computer link modules Version is before Ver 5.20, it cannot access "GM, GX, GY, EB" domain added to the PC3JG division mode.

- The computer link built in as a standard corresponds to the PC3J commands
- Only the computer link bulit in PC3JG can access "GM,GX,GY,EB" domain.(Version 6 or more)

PC2J PC/CMP LINK(THU-2755)

PC2J PC/CMP LINK2(THU-5139)

PC2J 2PORT LINK(THU-2927)

No	Commands	PC3J operation and response
1	I/O 1 POINT READ	Response is sent to the data area in the
2	I/O REGISTER BYTE READ	parameter-set program from the computer
3	I/O 1 POINT WRITE	link. (But unable to be applied to extended
4	I/O REGISTER BYTE WRITE	relay and extended register .) *1
5	SEQUENCE PROGRAM READ	Unable to be applied .(NAK sent back)
6	SEQUENCE PROGRAM WRITE	
7	I/O REGISTER WORD READ	Response is sent to the data area in the
		parameter-set program from the computer
8	I/O REGISTER WORD WRITE	link. (But unable to be applied to extended
		relay and extended register .) *1
9	SCAN HALT	Works for the system overall.
10	SCAN HALT RESET(RELEASE)	(not work individually every program.)
11	SCAN RESTART	
12	CPU STATUS READ	Identical to conventional Ver.
13	FILL I/O REGISTER	Response is sent to the data area in the
		parameter-set program from the computer
		link. (But unable to be applied to extended
		relay and extended register .) *1
14	WRITE MODE SETTING	Identical to conventional Ver.
15	WRITE MODE READ	
16	RESET	Identical to conventional Ver.
17	DUMMY SCAN HALT	Unable to be applied .(NAK sent back)
18	DUMMY SCAN HALT RESET(RELEASE)	
19	CPU ID READ	Identical to conventional Ver.
20	TIMER/ COUNTER SETUP VALUE & PRESENT VALUE READ	Response is sent back to the timer/counter of
21	TIMER/ COUNTER SETUP VALUE & PRESENT VALUE WRITE	parameter-setup program from the computer
22	TIMER/COUNTER SETUP VALUE WRITE	link.
23	TIMER /COUNTER PRESENT VALUE WRITE	
24	PARAMETER READ	Unable to be applied .(NAK sent back)
25	PARAMETER WRITE	
26	EXECUTE RIGHT LIMIT SETTING	Identical to conventional Ver.
27	EXECUTE RIGHT LIMIT READ	
28	CLOCK TIME READ	Identical to conventional Ver.
29	CLOCK TIME SETTING	
30	FILL SEQUENCE PROGRAM	Unable to be applied .(NAK sent back)
31	I/O REGISTER MULTI-POINT READ,	Response is sent to the data area in the
	ADDRESS REGISTRATION	parameter-set program from the computer
32	I/O REGISTER MULTI-POINT WORK READ	link. (But unable to be applied to extended
		relay and extended register .) *1
1	tended relay: EP, EK, EV, ET, EC, EX, EY, EM, GX	

*1 Extended relay: EP, EK, EV, ET, EC, EX, EY, EM, GX,GY,GM Extended register: ES, EN, H, U, EB

8.3.2. Ethernet commands

Where any of the ETHERNET modules for Ver 1.10 and lower Versions is mounted in the PC3J, the PC3J operation and response are as described below when the ETHERNET commands are sent.

However, the PC3J operation and response are identical to Ver 1.10 and lower Versions when it is in run under PC2 compatible Mode.

No	Commands	PC3J operation and response	
1	SEQUENCE PROGRAM WORD READ	Unable to be applied .(NAK sent back)	
2	SEQUENCE PROGRAM WORD WRITE	-	
3	I/O REGISTER WORD READ	Response is sent back to the data areas in	
4	I/O REGISTER WORD WRITE	 parameter setup program from ETHERNET .(but unable to be applied to 	
5	I/O REGISTER BYTE READ	extended relays and extended registers.) ^{*1}	
6	I/O REGISTER BYTE WRITE	_	
7	I/O REGISTER BIT READ	_	
8	I/O REGISTER BIT WRITE	_	
9	I/O REGISTER MULTI-POINT WORD READ	_	
10	I/O REGISTER MULTI-POINT WORD WRITE	_	
11	I/O REGISTER MULTI-POINT BYTE READ	_	
12	I/O REGISTER MULTI-POINT BYTE WRITE	_	
13	I/O REGISTER MULTI-POINT BIT READ	_	
14	I/O REGISTER MULTI-POINT BIT WRITE	-	
15	PARAMETER READ	Unable to be applied .(NAK sent back)	
16	PARAMETER WRITE		
17	SCAN RESTART	Works for the system overall.	
18	SCAN HALT, HALT RESET	 (not work individually every program.) 	
19	DUMMY SCAN HALT, HALT RESET	Unable to be applied .(NAK sent back)	
20	CPU ID READ	Identical to conventional Ver.	
21	EXECUTE RIGHT LIMIT STATUS DETAIL	Identical to conventional Ver.	
22	EXECUTE RIGHT LIMIT SETTING		
23	FILL	Unable to be applied .(NAK sent back)	
24	TIMER/ COUNTER SETUP VALUE & PRESENT VALUE READ	Response is sent back to the timer/counter of the parameter setup program from	
25	TIMER/ COUNTER SETUP VALUE & PRESENT VALUE WRITE	_ of the parameter setup program nom	
26	TIMER/COUNTER SETUP VALUE WRITE		
27	TIMER /COUNTER PRESENT VALUE WRITE		
28	CLOCK TIME READ	Identical to conventional Ver.	
29	CLOCK TIME SETTING		

*1 Extended relay: EP, EK, EV, ET, EC, EX, EY, EM, GX, GY, GM Extended register: ES, EN, H, U, EB

8.4. Special Relays and Special Registers

The PC3J CPU stores the link module related error information and status information in special relays and special registers individually every each program. The areas and addresses to be stored in these special relays and special registers differ depending on CPU operation mode applied.

(1) Data Separate Mode

pecial relays >	*0		
Store area	Address *2	Name and content	Applicable link No.
	V80 ~ V87	COMMUNICATION RESET	*1
	V90 ~ V9F	LINK COMMAND USE OK FLAG	Link 1-1
	V00 V01	LINK COMMAND ERROR FLAG	,
PRG.1		LINK PARAMETER ERROR	
	VA0 ~ VBF	IN COMMUNICATION WITH ALL STS /	Link 1-8
		COMMUNICATION ERROR	
	V80 ~ V87	COMMUNICATION RESET	
	V90 ~ V9F	LINK COMMAND USE OK FLAG	Link 2-1
	V30 V31	LINK COMMAND ERROR FLAG	,
PRG.2		LINK PARAMETER ERROR	
	VA0 ~ VBF	IN COMMUNICATION WITH ALL STS /	Link 2-8
		COMMUNICATION ERROR	
	V80 ~ V87	COMMUNICATION RESET	
Γ	V90 ~ V9F	LINK COMMAND USE OK FLAG	Link 3-1
	V 30 V 31	LINK COMMAND ERROR FLAG	,
PRG.3		LINK PARAMETER ERROR] (
	VA0 ~ VBF	IN COMMUNICATION WITH ALL STS /	Link 3-8
		COMMUNICATION ERROR	

< Special relays >

< Special Registers >

Store area	Address *2	Name and content	Applicable link No.
	S0A8		Link 1-1
	2	LINK MODULE CODE	2
PRG.1	S0AF		Link 1-8
F NO. I	S300	COMMUNICATION (LINK)	Link 1-1
	2	MODULE	2
	S3FF	STATUS INFORMATION	Link 1-8
	S0A8		Link 2-1
	1	LINK MODULE CODE	2
PRG.2	S0AF		Link 2-8
F NO.2	S300	COMMUNICATION (LINK)	Link 2-1
	2	MODULE	2
	S3FF	STATUS INFORMATION	Link 2-8
	S0A8		Link 3-1
	1	LINK MODULE CODE	2
PRG.3	S0AF		Link 3-8
FK0.3	S300	COMMUNICATION (LINK)	Link 3-1
	2	MODULE	2
	S3FF	STATUS INFORMATION	Link 3-8

*1 *-mark prefixed to Link No. (Link *-1 ~ *-8) means corresponding Program No.(PRG.1 ~ 3).
*2 The name and content of each address are same as those in PC2 Series.

For the details, see "7-2-5 Table of Special Relays" and "7-2-6 Table of Special Registers ".

(2) Data Single Mode

< Special Relays >

Store area	Address ^{*2 *3} Name and content		Applicable link No.
	V80 ~ V87	COMMUNICATION RESET	*1
	V90 ~ V9F	LINK COMMAND USE OK FLAG	Link 1-1
	V 90 ** V 91	LINK COMMAND ERROR FLAG	,
Basic area		LINK PARAMETER ERROR	
	VA0 ~ VBF	IN COMMUNICATION WITH ALL STS /	Link 1-8
		COMMUNICATION ERROR	
	EV00 ~ EV07	COMMUNICATION RESET	
	EV10 ~ EV1F	LINK COMMAND USE OK FLAG	Link 2-1
		LINK COMMAND ERROR FLAG	,
	EV20 ~ EV3F	LINK PARAMETER ERROR	C
		IN COMMUNICATION WITH ALL STS /	Link 2-8
Extended area		COMMUNICATION ERROR	
	EV40 ~ EV47	COMMUNICATION RESET	
	EV50 ~ EV5F	LINK COMMAND USE OK FLAG	Link 3-1
		LINK COMMAND ERROR FLAG	,
		LINK PARAMETER ERROR	C C
	EV60 ~ EV7F	IN COMMUNICATION WITH ALL STS /	Link 3-8
		COMMUNICATION ERROR	

< Special Registers >

· · ·			
Store area	Address *2 *4	Idress ^{*2 *4} Name and content	
	S0A8		Link 1-1
	2	LINK MODULE CODE	2
Desis	SBF		Link 3-8
Basic area	S300	COMMUNICATION (LINK)	Link 1-1
	2	MODULE	2
	S3FF	STATUS INFORMATION	Link 1-8
	ES000	COMMUNICATION (LINK)	Link 2-1
	2	MODULE	2
Extended area	ES0FF	STATUS INFORMATION	Link 2-8
	ES100	COMMUNICATION (LINK)	Link 3-1
	2	MODULE	2
	ES1FF	STATUS INFORMATION	Link 3-8

*1 *-mark prefixed to each Link No.(Link *-1 ~ *8) means corresponding Program No. (PRG. 1 ~ 3).

- *2 The name and content of each address in the basic area are same as those of same address in PC2 Series.
- *3 The name and content of each address in the extended area are as follows. V80=EV00=EV40,V81=EV01=EV41...VBF=EV3F=EV7F
- *4 The name and content of each address in the extended area are as follows. S300=ES000=ES100,S301=ES001=ES101...S3FF=ES0FF=ES1FF

For the details, see "7-2-5 Table of Special Relays" and "7-2-6 Table of Special Registers ".

(3) PC2 compatible Mode

< Special Relays >

Address *2	Name and content	Applicable link No.
V80 ~ V87	COMMUNICATION RESET ^{*1}	
V90 ~ V9F	LINK COMMAND USE OK FLAG	Link 1-1
V30 V31	LINK COMMAND ERROR FLAG	,
	LINK PARAMETER ERROR	Č
VA0 ~ VBF	IN COMMUNICATION WITH ALL STS /	Link 1-8
	COMMUNICATION ERROR	

< Special Registers >

Address *2	Name and content	Applicable link No.
S0A8		Link 1-1
2	LINK MODULE CODE	2
S0AF		Link 1-8
S300		Link 1-1
ł	COMMUNICATION (LINK) MODULE STATUS INFORMATION	2
S3FF		Link 1-8

*1 *-mark prefixed to Link No. (Link *-1 ~ *-8) means corresponding Program No.(PRG.1 ~ 3).
*2 The name and content of each address are same as those in PC2 Series.

For the details, see "7-2-5 Table of Special Relays" and "7-2-6 Table of Special Registers ".

Link module code list

module name	code	
PC link master	0102	
PC1-I/F output	0102	
PC link slave	0002	
PC1-I/F input	0002	
Computer link	0003	
ME-NET master	0104	
ME-NET slave	0004	
SIO module	0005	
Memory card I/F	0005	
High speed remote I/O	0008	
AS-I	0008	
HPC link master	4009	
SUB-CPU master	4009	
HPC link slave	**09	** : Sla
SUB-CPU slave	**09	** : Sla
2-port M-NET	0002	
Pulse output module	0100	
DLNK-M	8008	
DLNK-S2	8008	
DLNK-M2	8208	
Ethernet	8203	
AF1K	800E	
MA1K	810E	
Motion controller	820E	
FL-net(8KB)	8009	
FL-net(16KB)	8109	
FL-net(32KB)	8209	
PROFI-S2	8309	

- ** : Slave number
- ** : Slave number

9. Built-in function

Total two ports are equipped as standard; one is port for CMP link (computer link) or PC link or SN-I/F, the other port for DLNK-M2.

Parameter setting for built-in link^{*1} is set using peripheral equipment (PCwin). Built-in link can be allocated at required link No. $(1-1 \sim 3-8^{*1})$. However, please do not set the same link parameter to each link No.

In link parameter setting CMP link (computer link) or PC link is set to built-in rack No. and standard slot No. and DLNK-M2 is set to rack No. 0 and slot No. 0. If nothing is set to built-in rack No. and standard slot No., SN-I/F is set automatically. It operates as CMP for PC2 interchangeable mode.

*1 In link No. (Link#-1~#-8), mark "#" demotes corresponding program No. (Program 1 ~ 3).


Link module	setting
-------------	---------

Link	Link No.	Rack No.	Slot No.	Module name
L1 (CMP/PC)	Random	Built-in (F)	Standard (0)	Computer link PC link
DLNK	Random	0	0	DLNK-M2

(Note1) If built-in lack No., standard slot No. is not made setting, SN-I/F is selected. In the case of PC2 compatible mode, it can be used as computer link.

(Note2)Even when not using built-in DLNK-M2, a link module needs to be set up.

It is necessary to choose [Do not] to slave in a detailed setup of a link parameter.



(Note3)Please turn on the terminal switch when using it as SN-I/F. It operates as PC/CMP at the time of turning off. When you do not use it as SN-I/F, please turn OFF.

9.1. Built-in computer link

For the link detail, see "Instruction Manual for PC Link/Computer Link for PC2 Series ".

(1) Computer link specification

Items	Specification		
Interface standard	Conforming to EIA RS-422		
Communication system	Start-stop synchronous, semi-dual (4-wire type/ selectable)		
Transmission line	Shielded twist bare cable		
Communication	0.3,0.6,1.2,2.4,4.8,		
speed	9.6,19.2,38.4 kbps (Presetting)		
Transmission distance	Max 1 km (total length)		
Transmission form	1:N		
Number of stations	Max 32 stations (Address No. \sim 37) [set with octal number)		
	Start bit 1 bit		
Data type	Data length 7 or bit (presetting)		
	Parity 1 bit (even parity		
	Stop bit or 2 bit (presetting)		
Characters used	ASCII code		
Error detection Parity check, sum check			

(2) Communication formats

The communication formats for command and response are as follows.

			 ←			Sur	n Ch	eck a	area					->			
Command			AD(H)	AD(L)	?	RI	PRG		С	omm	and	cont	ent		SC(H)	SC(L)	CR
Response (Normal)	:		AD(H)	AD(L)	(T) H RI RI Response content (H) S								SC(H)	SC(L)	CR		
Response (Abnormal)	• • •	• • •	AD(H)	AD(L)	%	RI	PRG	EC(H)	EC(L)	SC(H)	SC(L)	CR					

- AD(H) (L)----- This represents Station No. to receive command in command format and Station No. to send response in response format. Two-digit octal number (00 ~ 37) is expressed with ASCII Code.
- RI----- Designates the time from receipt of command until sending response. One-digit hexadecimal number (0 ~ F) is expressed with ASCII Code (30H ~ 39H, 41H ~ 46H).

Response time Response time RI RI (msec) (msec) 0 80 0 8 10 9 90 1 2 20 А 100 3 30 200 В 4 40 С 300 400 5 50 D 60 Е 500 6 7 70 F 600

The relationship of RI to response time is as per the table below.

PRG ------ Representing an objective of command processing.

0 ~ 3 are expressed with ASCII Code.

PRG	Program	PRG	Program
0	System overall	2	Program 2
1	Program 1	3	Program 3

"PRG" is divided into "mandatory", "omittable" and "unnecessary" depending on commands. Where omitted, parameter-set program No. is an objective of command processing.

SC (H) (L) ------ Representing sum check data .

Two-digit hexadecimal number ($00 \sim FF$) is expressed with ASCII Code.

EC (H)(L)----- Representing error code against error occurrence.

Two-digit hexadecimal number (00~ 1F) is expressed with ASCII Code.

:	Code (ASCII 3AH) representing command and response start.
?	Code (ASCII 3FH) representing "That's command"
#·	Code (ASCII 23H) representing normal response .
%	Code (ASCII 25H) representing response against error (abnormal) .
С	R Code (ASCII ODH) representing end of command and response .

Supplement: Sum Check

For improving the reliability of transmission data this module detects error by means of sum check in addition to parity check. The sum check sequence in this module is as follows.

(1) Command content (or response content) up to last data from AD (H) is added as ASCII code remained unchanged.

(2) Two-digit hexadecimal number in "SC" field is converted to 8-bit data, which is then added to the sum of (1). If this result is 0, the message is deemed as normal. Hence, sum check code is created by the sequence given below.

- Step-1 : Add the command content (or response content) up to its last data from AD (H) with ASCII Code remained unchanged.
- Step-2 : Obtain " complement of 2 (Note 1)" of lower 1 byte from the sum created in above (1).
- Step-3 : Divide 1-byte data created in above (2) into upper 4bit and lower 4bit, thereafter converting each to ASCII Code.
- (Note 1) Complement of 2 --- Reverse all bits of the binary expressed data ($0 \rightarrow 1$, $1 \rightarrow 0$) and add 1 to each.
- (Note 2) When two characters in the sum check field [SC (H),(L) in command format are @ (ASCII 40H)", this module does not execute sum check. Hence, enter "@ @" in a column which needs no sum check. In this case, however, enter sum check data in this column as far as possible because the detection rate of transmission error comes down.

(3) C				
No	Function	PRG	Commands	Remarks
1	I/O 1-POINT READ	0	MRL	
2	I/O REGISTER BYTE READ	0	MRB	Unit of 8 points
3	I/O 1-POINT WRITE	0	SRR	
4	I/O REGISTER BYTE WRITE	0	SRB	Unit of 8 points
5	SEQUENCE PROGRAM READ	Δ	RPM	PRG=1,2,3
6	SEQUENCE PROGRAM WRITE	Δ	WPM	PRG=1,2,3
7	I/O REGISTER WORD READ	0	RDR	Unit of 16 points
8	I/O REGISTER WORD WRITE	0	WDR	Unit of 16 points
9	SCAN HALT	0	HLT	PRG=0,2,3
10	SCAN HALT(RELEASE) RESET	0	RUN	PRG=0,2,3
11	SCAN RESTART	0	STA	PRG=0,2,3
12	CPU STATUS READ	-	MPC	
13	FILL I/O REGISTER	0	FDR	Unit of 16 points
14	WRITE MODE SETTING	-	EWR	
15	WRITE MODE READ	-	SWE	
16	RESET	-	RST	
17	DUMMY SCAN HALT	-	PSC	PC2 interchange mode only
18	DUMMY SCAN HALT RESET	-	PRC	PC2 interchange mode only
19	CPU ID READ	-	IDR	
20	TIMER/COUNTER SETUP /PRESENT VALUE READ	0	TCR	Except extended timer and counter
21	TIMER/COUNTER SETUP /PRESENT VALUE WRITE	0	TCW	Except extended timer and counter
22	TIMER/COUNTER SETUP VALUE WRITE	0	SPW	Except extended timer and counter
23	TIMER/COUNTER PRESENT VALUE WRITE	0	PPW	Except extended timer and counter
24	PARAMETER READ	Δ	PRR	
25	PARAMETER WRITE	Δ	PRW	
26	EXECUTE RIGHT LIMIT SETTING	-	ELS	
	EXECUTE RIGHT LIMIT READ	-	ELR	
28	CLOCK TIME READ	-	WTR	
29	CLOCK TIME SETTING	-	WTC	
30	FILL SEQUENCE PROGRAM	Δ	FIL	PRG=1,2,3
31	I/O REGISTER MULTI-POINT WORD READ & ADDRESS REGISTRATION	-	RDA	
32	I/O REGISTER MULTI-POINT WORD READ	-	RDM	
33	I/O REGISTER EXTENDED MULTI-POINT READ & ADDRESS REGISTRATION	-	REA	PC3J
34	I/O EXTENDED MULTI-POINT BYTE READ	-	REM	PC3J
35	I/O REGISTER EXTENDED MULTI-POINT WRITE & ADDRESS REGISTRATION			
36	I/O REGISTER EXTENDED MULTI-POINT BYTE WRITE	-	WEM	PC3J
37	EQUIPMENT INFORMATION BYTE READ	- 1	IBR	PC3J
38	EQUIPMENT INFORMATION BYTE WRITE	O.	IBW	PC3J
39	PROGRAM+PARAMETER WRITE START	0	RWS	PC3J
40	PROGRAM + PARAMETER WRITE END & STATUS CONTINUE	0	ERC	PC3J
41	PROGRAM + PARAMETER WRITE END & RESET/STATUS CONTINUE	1	ERS	PC3J
42	EQUIPMENT INFORMATION WRITE START	-	IWS	PC3J
43	EQUIPMENT INFORMATION WRITE END	- 1	IWE	PC3J
44	CPU STATUS EXTENDED READ	-	MPE	PC3J

PRG : (0) = Program No. mandatory

PC3J : Commands extended for application to PC3J series CPU

O = Omittable(When omitted, link parameter-set program No. But "HLT", "RUN", "STA" commands are handled as PRG=0.)

 $[\]Delta$ = Omittable only under PC2 interchange mode

9.1.1. Communication commands

AD(H)

AD(H) AD(L)

•

AD(L)

3. Register bit designation

?

?

R

I

R

I

Program NO.

Program NO.

Μ R

R

T

Μ R I

1. I/O 1 POINT READ : MRL to read one I/O point of I/O module. Computer Link Command 1. Conventional (Own program bit area) Identifier: P, K, V, T, C, L, X, Y, and M (Bit area) Identifier SC(H) AD(H) AD(L) SC(L) Bit address С R : ? Μ R I R 4 digits Т 2. Bit area Designate the data area in the designated program. Program NO. If it is omitted, the own area is designated.

SC(H) SC(L)

Bit locate

_

С

R

SC(L) SC(H)

SC(L)

С

R

SC(H)

Data

С

R

Bit address

4 digits

Word address

4 digits

Bit address

4 digits

Designate the data area in the designated program	٦.
If it is omitted, the own area is designated.	
The data area (S, N, R, D, B, H, U, P, K, V, T, C, I	_,
X, Y, M, EP, EK, EV, ET, EC, EL, EX, EY, EM, ES	S,
EN, GX, GY, GM) is designated for identifier.	
Bit locate: The data bit locate in the data designate	d
with word address is displayed with hexadecima	al
number ("0" to "F").	

1	. Con	ventic	onal (O	Own p	orogra	ım bit	area))			r			
:	:	AD(H)	(L) AD(L)	#	R I	М	R	-	Identifier	Bit address 4 digits	Data	SC(H)	SC(L)	C R

ldentifier

ldentifier

I

R Μ

> If extended bit area or extended register area (except EB) is designated with the program No. , the program No. on the response is the following number. GX, GY, GM : "7"

- U : "8"
 - Others ; "0"

Data .."0" or "1"

3. Register bit designation

AD(L)

#

AD(H)

:		AD(H) AD(L)	#	R I	Program NO.	М	R	I	Identifier	Word address 4 digits	-	Bit locate	Data	SC(H)	SC(L)	C R	
---	--	----------------	---	-----	-------------	---	---	---	------------	--------------------------	---	------------	------	-------	-------	--------	--


Identifier

I

2. I/O REGISTER BYTE READ : MRB

to read the bytes in I/O or Register module. The number of maximum available bytes :256 Bytes

Computer Link Command



Identifiers...all-data-area identifiers except extended identifiers (S, N, R,D, B, H, U, P, K,V,T,C, L, X, Y. M). The byte number is represented by hexadecimal "00" to "FF", but shown with the value after deduction of 1 from

actual byte number. 2. Data area

Designate the data area in the designated program. If it is omitted, the own area is designated. However, the identify EB is designated as follows

EB address	program No.	start address
EB00000 - EB07FFF	9	0000 - 7FFF
EB08000 - EB0FFFF	A	0000 - 7FFF
EB10000 - EB17FFF	В	0000 - 7FFF
EB18000 - EB1FFFF	С	0000 - 7FFF

Computer link response

1. Conventional (Own program bit area)

_	. 001	wonite		5 Wii F	nogio		urcu)	·																	
:	:	AD(H)	AD(L)	#	R –	м	R	в	Identifier	й	tart address 4 digits	H / L	-	/te nber [[]	Data 1	Dat	ta 2			Dat	a N	SC(H)	SC(L)	C R	
2	. Data	a area	1																						
:	:	AD(H)	AD(L)	#	R I	Program NO.	М	R	в	ldentifier	Start addre 4 digits	SS	H / L	Byte numb	- Da	ta 1	Data	2	 		Data	a N	SC(H)	SC(L)	C R

If extended bit area or extended register area (except EB) is designated with the program No., the program No. on the response is the following number. GX, GY, GM : "7' U : "8"

Others ; "0"

3. I/O 1 POINT WRITE : SRR

to write I/O 1 point.

2. Bit a	area (H)									4 digits	Data	SC(H)	SC(L)	C R				
: :	D(H)														L	_		
•	A	AD(L)	~	R I	Program NO.	s	R	R	ldentifier	Bit addres 4 digits	s	Data	SC(H)	SC(L)	C R			nate the data area in the designated program. omitted, the own area is designated.
3. Reg	gister b	oit desig	gnatio	n -			•					•						
: :	AD(H)	AD(L)	?	R I	Program NO.	s	R	R	Identifier	Word addre 4 digits	ess	-	Bit locate	Data	SC(H)	SC(L)	C R	Designate the data area in the designated progra If it is omitted, the own area is designated. The data area (S, N, R, D, B, H, U, P, K, V, T, C, X, Y, M, EP, EK, EV, ET, EC, EL, EX, EY, EM, E EN, GX, GY, GM) is designated for identifier. Bit locate: The data bit locate in the data designal
												1						with word address is displayed with hexadecir number ("0" to "F").
Comput	ter link	respo	nse															
1. Con	nventio	nal (O	wn pro	ogram	n bit a	irea)		-			1	1	-					
: :	AD(H)	AD(L)	#	R I	s	R	R	ldentifier	E	Bit address 4 digits	SC(H)	SC(L)	C R					

3. Register bit designation

:	:	AD(H)	AD(L)	#	R –	Program NO.	S	R	R	Identifier	Word address 4 digits	-	Bit locate	SC(H)	SC(L)	C R	
---	---	-------	-------	---	-----	-------------	---	---	---	------------	--------------------------	---	------------	-------	-------	-----	--

is designated with the program No. , the program No. on the response is the following number. GX, GY, GM : "7" U : "8" Others ; "0"

4. I/O REGISTER BYTE WRITE : SRB

to write I/O or register byte number. The maximum byte number : 256 bytes

Computer Link Command

1	. Con	ventio	onal (Own	progr	am bi	t area	ı)											
:		AD(H)	AD(L)	?	R I	s	R	В	ldentifier	Start address 4 digits	H / L	Byte number	Data 1	Data 2	Data N	SC(H)	SC(L)	C R	

Identifiers...all-data-area identifiers except extended identifiers (S, N, R,D, B, H, U, P, K,V,T,C, L, X, Y. M).

The byte number is represented by hexadecimal "00" to "FF", but shown with the value after deduction of 1 from actual byte number. Byte number "FF" is 256 bytes.

|--|

-																				
	:	••	AD(H)	AD(L)	?	R I	Program NO.	S	R	В	ldentifier	Start address 4 digits	H / L	Byte number	Data 1	Data 2	Data N	SC(H)	SC(L)	C R

Designate the data area in the designated program. If it is omitted, the own area is designated. However, the identify EB is designated as follows

EB address	program No.	start address
EB00000 - EB07FFF	9	0000 - 7FFF
EB08000 - EB0FFFF	A	0000 - 7FFF
EB10000 - EB17FFF	В	0000 - 7FFF
EB18000 - EB1FFFF	С	0000 - 7FFF

Computer link response

1. Conventional (Own program bit area)

$\begin{array}{c c} \vdots & \vdots & \overbrace{I} \\ \vdots & \overbrace{I} \\ \hline Q \\ \hline Q \\ \hline P \\ \hline Q \\ \hline P \\ \hline$
--

2. Data area Program NO. Identifier н AD(H) SC(H) R I SC(L) C R AD(L) Start address Byte s R В # 1 number 4 digits L

If extended bit area or extended register area (except EB) is designated with the program No. , the program No. on the response is the following number. GX, GY, GM : "7"

U : "8" Others ; "0"

5. SEQUENCE PROGRAM READ : RPM

to read the program words. The maximum number of words to be read : 128 words.

Computer Link Command

:	:	A D (H)	A D (L)	?	R	Program No.	R	Ρ	М	Address 1 4 digits	


Address 2 S S C 4 digits (H) (L)

Program area in the designated program is designated. Any command (conventional command) with no designation of Program $1 \sim 3$ is rejected.

However, where the PC3J is in run under PC2 Mode any command is accepted even without designation of program 1 ~3. The range of words in address 1 ~ address 2 shall be 128 words maximum.

If address 2 exceeds 7FFF (in the case of 32KW) or 3FFF (in the case of 16KW), it would result in error.

	Co	mpı	Iter	link	resp	oons	se	-	-		-			
:	:	A D (H)	A D (L)	#	RI	Program No.	R	Ρ	м	Address 1 4 digits	Address 2 4 digits	Data 1 4 digits	Data 2 4 digits	




	6.	SEQUENCE	PROGRAM WRITE	: WPM
--	----	----------	---------------	-------

to write program words. The maximum number of words to be written is 128 bytes.

Computer Link Command

	:	:	A D (H)	D	?	R I	Program No.	R	Ρ	М	Address 1 4 digits	Address 2 4 digits	Data 1 4 digits	Data 2 4 digits	
--	---	---	---------------	---	---	--------	-------------	---	---	---	-----------------------	-----------------------	--------------------	--------------------	--



.....

Program area in the designated program is designated. Any command (conventional command) with no designation of Program 1 ~ 3 is rejected.

However, where the PC3J is in run under PC2 Mode any command is accepted even without designation of program 1 \sim 3. The range of words in address 1 \sim address 2 shall be 128 words maximum.

If address 2 exceeds 7FFF (in the case of 32KW) or 3FFF (in the case of 16KW), it would result in error.

	Comp	uter li	nk resp	onse											_
:	:	A D (H)	A D (L)	#	R I	Program No.	¥	Ρ	м	Address 1	Address 2	S C (H)	s c (L)	CR	

7. I/O REGISTER WORD READ : RDR

to read I/O or register words. The maximum number of words to be read : 128 words

Computer Link Command

1	. Con	ventio	onal (Own	progr	am ar	ea)								
:	:	AD(H)	AD(L)	?	R I	R	D	R	ldentifier	Address1 4 digits	Address2 4 digits	SC(H)	SC(L)	C R	le C T b

Identifiers ...all-data-area identifiers, except extended identifiers (S, N, R, D, B, H, U, P, K, V, T,

C,L, X, Y,M). The range of words in address 1 to address 2 shall be 128 words maximum.

2	2. Dat	a area	a												
:	:	AD(H)	AD(L)	?	R –	Program NO.	R	D	R	Identifier	Address1 4 digits	Address2 4 digits	SC(H)	SC(L)	C R

Designate the data area in the designated program. If it is omitted, the own area is designated. However, the identify EB is designated as follows

EB address	program No.	start address
EB00000 - EB07FFF	9	0000 - 7FFF
EB08000 - EB0FFFF	A	0000 - 7FFF
EB10000 - EB17FFF	В	0000 - 7FFF
EB18000 - EB1FFFF	С	0000 - 7FFF

Computer link response

1 Conventional (Own program bit area)

1	I. Cor	ventio	onal (Own p	progra	im bit	area)								 			
:	:	AD(H)	AD(L)	#	R I	R	D	R	ldentifier		Address1 4 digits		Address2 4 digits	Data1 4 digits	Data2 4 digits				
2	2. Dat	a area	1																
:	:	(H) AD(H)	AD(L)	#	R I	Program NO.	R	D	R	ldentifier	Address1 4 digits		Address2 4 digits	Data1 4 digits	Data2 4 digits				
																			П
																Data N 4 digits	SC(H)	SC(L)	C R

If extended bit area or extended register area (except EB) is designated with the program No., the program No. on the response is the following number.

GX, GY, GM : "7" U : "8"

Others ; "0"

8. I/O REGISTER WORD WRITE : WDR


to write I/O or register words. The maximum number of words: 128 words

Computer Link Command

_	1. Co	nventio	onal (Own	progr	am bi	t area)						
:		AD(H)	AD(L)	?	R I	w	D	R	ldentifier	Address1 4 digits	Address2 4 digits	Data1 4 digits	Data2 4 digits	

Identifiers ...all-data-area identifiers, except extended identifiers (S, N, R, D, B, H, U, P, K, V, T, C,L, X, Y,M). The range of words in address 1 to address 2 shall be 128 words maximum.

2	2. Data	a area	l												
:	:	AD(H)	AD(L)	?	R I	Program NO.	≥	D	R	ldentifier	Address1 4 digits	Address2 4 digits	Data1 4 digits	Data2 4 digits	



.....

Designate the data area in the designated program. If it is omitted, the own area is designated. However, the identify EB is designated as follows

EB address	program No.	start address
EB00000 - EB07FFF	9	0000 - 7FFF
EB08000 - EB0FFFF	A	0000 - 7FFF
EB10000 - EB17FFF	В	0000 - 7FFF
EB18000 - EB1FFFF	С	0000 - 7FFF

Computer link response

1. Conventional (Own program bit area)

:	:	AD(H)	AD(L)	#	R I	w	D	R	ldentifier	Address1 4 digits	Address2 4 digits	SC(H)	SC(L)	C R	
---	---	-------	-------	---	--------	---	---	---	------------	----------------------	----------------------	-------	-------	--------	--

2. Data area


:	 AD(H)	D(L	#	R I	Program NO.	w	D	R	ldentifier	Address1 4 digits	Address2 4 digits	SC(H)	SC(L)	C R	
---	-----------	-----	---	-----	-------------	---	---	---	------------	----------------------	----------------------	-------	-------	--------	--

If extended bit area or extended register area (except EB) is designated with the program No., the program No. on the response is the following number.

GX, GY, GM : "7" U : "8"

Others ; "0"


System Program) is applied.
as program designation
from halt condition. (
System Program) is applied.
as program designation



When scan halt reset (RUN) and scan start (STA) are executed for program 0 (System Program) with program -2,-3 kept halted, not only program-1 but also program-2,-3 start.

12. CPU STATUS READ :MPC

to read CPU run status .(conventional command)



No program designated. If designated, it is deemed as error.

	Comp	uter li	nk res	ponse	1											
:	:	(H) AD(H)	AD(L)	#	R I	М	Ρ	С	[Data1	Da	ata2	SC(H)	SC(L)	C R	
Γ	Data No.:1											Da	ita N	o.:2		
	Bit Content									Bit			(Cont	ent	
	7			Maj	or tr	ouble	Э			7				RU	N	
	6	1		Min	or tr	ouble	Э			6		In stop				
	5	1			Alar	m				5	1	Stop request in continuing			in	
	4	1			-					4			In d	umm	iy sto	р
	3	ļ	ра			cateo s cha				3			n DE			
	2		Mer	nory	carc	l ava	ilabl	е		2		I/O	Mon	itor l	Jser	Mode
	1				-					1				C3 N		
	0 -									0				-		

13. FILL I/O REGISTER :FDR

to rewrite all addresses in the designated areas into thedesignated data.

.....

Computer link command

1. Conventional (Own	program bit area)
----------------------	-------------------

_	- 1															
:		:	AD(H)	AD(L)	?	R I	F	D	R	Identifier	Address1 4digits	Address2 4digits	Data 4digits	SC(H)	SC(L)	C R

Identifiers ...all-data-area identifiers, except extended identifiers (S, N, R, D, B, H, U, P, K, V, T, C,L, X, Y,M).

2.	Data a	area															
:	:	AD(H)	AD(L)	?	R I	Program NO.	F	D	R	ldentifier	Address1 4digits	Address2 4digits	Data 4digits	SC(H)	SC(L)	C R	

Designate the data area in the designated program. If it is omitted, the own area is designated. However, the identify EB is designated as follows

EB address	program No.	start address
EB00000 - EB07FFF	9	0000 - 7FFF
EB08000 - EB0FFFF	A	0000 - 7FFF
EB10000 - EB17FFF	В	0000 - 7FFF
EB18000 - EB1FFFF	С	0000 - 7FFF

Computer link response

1. Conventional (Own program bit area)

.....

.: .: AD(H)	(T)(T)(T)(T)(T)(T)(T)(T)(T)(T)(T)(T)(T)(D B Identifier	Address1 4digits	Address2 4digits	SC(H)	SC(L) J C	
-------------------	--	----------------------	---------------------	---------------------	-------	--------------	--

Identifiers ...all-data-area identifiers, except extended identifiers (S, N, R, D, B, H, U, P, K, V, T, C,L, X, Y,M).

2. Data area

If extended bit area or extended register area (except EB) is designated with the program No. , the program No. on the response is the following number.

GX, GY, GM : "7"

U : "8"

Others ; "0"

14. WRITE MODE SETTING :EWR

to set Write Mode.

Computer link command

Computer link response

:	:	(H)	AD(L)	?	R I	ш	¥	R	Setup data	SC(H)	SC(L)	C R
---	---	-----	-------	---	-----	---	---	---	------------	-------	-------	--------

No program designated. If designated, it is deemed as error.

	C R
--	--------

<	٩					S	0	
Writ	te M	ode	sett	ing o	data			

W	rite Mode setting data
Bit	Content
3	Program restart permit
2	I/O write permit
1	Program, etc. write permit
0	Register write permit

15. WRITE MODE READ : SWE

to read write mode.

No program designated. If designated, it is deemed as error.

Computer link command


:	 AD(H)	AD(L)	? R I	s	w	E	SC(H)	SC(L)	C R	
---	-----------	-------	----------	---	---	---	-------	-------	--------	--

	Com	outer	link r	espor	ise							
:	:	(H) DA	AD(L)	#	R	s	w	E	Setup data	SC(H)	SC(L)	C R
		1	'						Set	5	5	

V	/rite Mode setting data
Bit	Content
3	Program restart permit
2	I/O write permit
1	Program, etc. write permit
0	Register write permit

16. RESET : RST

to halt the sequence program. But the system executes RESET processing.



17. DUMMY SCAN HALT : PSC

to halt the sequence program with RUN signal kept ON.

Note: used hitherto in write processing during run.

The use of this command shall be limited to the processing for Program 1.

Hence, use the new command for writing program and parameters corresponding to PC3J.

Computer link command

: :	AD(H)	AD(L)	?	R I	Ρ	S	с	SC(H)	SC(L)	C R	
-----	-------	-------	---	--------	---	---	---	-------	-------	--------	--

No program designated. If designated, it is deemed as error. Furthermore, where the PC3J is in run under PC3 mode the PSC command is not accepted. (Although as a rule this command is not available for use in the built-in computer link it supports the same computer link when required from the link during run in PC2 mode.

	Com	puter	link r	espor	nse							
:	:	(H)	AD(L)	#	R I	Ρ	S	с	SC(H)	SC(L)	C R	

18. DUMMY SCAN HALT RESET : PRC

to reset (release) the dummy scan halt.

Note: used hitherto in write processing during run.

The use of this command shall be limited to the processing for Program 1. Hence, use the new command for writing program and parameters corresponding to PC3J.


Computer link command


:	:	(H) dA	AD(L)	?	R I	Ρ	R	С	SC(H)	SC(L)	C R	
---	---	--------	-------	---	--------	---	---	---	-------	-------	--------	--

No program designated. If designated, it is deemed as error. Furthermore, where the PC3J is in run under PC3 mode the PSC command is not accepted. (Although as a rule this command is not available for use in the built-in computer link it supports the same computer link when required from the link during run in PC2 mode.

	Com	puter	link r	espor	ise							
:	:	(H)	(T)DV	#	R I	Ρ	R	С	SC(H)	SC(L)	CR	

19. CPU ID READ : IDR





21. TIMER/COUNTER SETUP VALUE & PRESENT VALUE

to write the setup value and present value of timer/counter.

WRITE : TCW

1 Conventional (Own program)

		1. Co	onver	ntiona	il (Ov	vn pro	ogram	1)							_
:	:	AD(H)	AD(L)	?	R I	т	с	w	Address 4 digits	Setup value BCD 5 digits	Present value 5 digits	SC(H)	SC(L)	C R	

This command does not support writing of the present value (EN) and setup value (H) of the extended timer/counter. (EN and H shall be handled in the data register.)

		2. O	ther p	rogra	m										
:	:	AD(H)	(T)UV	?	R I	Program NO.	т	С	w	Address 4 digits	Setup value BCD 5 digits	Present value 5 digits	SC(H)	SC(L)	CR


Timer and counter in the designated program are designated. However, this command does not support writing of the present value (EN) and setup value (H) of the extended timer/counter. (EN and H shall be handled in the data register.)

Computer link response

		1. Co	onver	itiona	I (Ov	vn prc	gram	I)				
:	:	AD(H)	AD(L)	#	R I	т	С	w	SC(H)	SC(L)	C R	
		2. Ot	ther p	rogra	Im							
:	:	AD(H)	AD(L)	#	R I	Program NO.	т	С	w	SC(H)	SC(L)	C R

22. TIMER/COUNTER SETUP VALUE WRITE : SPW

Computer link command



This command does not support writing of the setup value (H) of the extended timer/counter. (H shall be handled in the data register.)


		2. O	ther p	orogra	m									
:	:	AD(H)	AD(L)	?	R I	Program NO.	s	Ρ	w	Address 4 digits	Setup value BCD 5 digits	SC(H)	SC(L)	C R

Timer and counter in the designated program are designated. However, this command does not support writing of the reset value (H) of the extended timer/counter. (H shall be handled in the data register.)

Computer link response

	1. Co	onver	itiona	l (Ov	vn pro	gram	I)				_
	 (H)DA	(T) AD(L)	#	R I	Ś	P	¥	SC(H)	SC(L)	CR	
	2. Ot	her p	rogra	ım							
:	 AD(H)	AD(L)	#	R I	Program NO.	s	Ρ	¥	SC(H)	SC(L)	C R

23. TIMER/COUNTER PRESENT VALUE WRITE : PPW



This command does not support writing of the present value (EN) of the extended timer/counter. (EN shall be handled in the data register.)

		2. Ot	ther p	rogra	ım									
:	:	(H)DA	(T)UV	?	R I	Program No.	Ρ	Ρ	≥	Address, 4digits	Present value BCD 5digits	SC(H)	SC(L)	CR

Timer and counter in the designated program are designated.

However, this command does not support writing of the present value (EN) of the extended timer/counter. (EN shall be handled in the data register.)

Computer link response

1. Conventional (Own program)

:	:	AD(H)	AD(L)	#	R I	Ρ	Ρ	w	SC(H)	SC(L)	C R	
		2. 01	ther p	rogra	ım							
:	:	AD(H)	AD(L)	#	R I	Program No.	Ρ	Ρ	w	SC(H)	SC(L)	C R

24. PARAMETER READ : PRR

to read parameters

Computer link command

:	:	AD(H)	AD(L)	?	R I	Program No.	Ρ	R	R	Parameter No.	Block No.	SC(H)	SC(L)	C R	
---	---	-------	-------	---	--------	-------------	---	---	---	------------------	-----------	-------	-------	--------	--

The parameter in the designated program is designated. Any command (conventional command) with no designation of Program 1 to 3 shall not be accepted.

However, where the PC3J is in run under PC2 Mode even such a command is accepted even with no designation of program. Program-0 is system parameter.

Coumputer link response

: AD(H) AD(L) # Frogram No.	P R R Parameter byte No. 4digits	Transfer (Move) byte number, 4 digits	Data 2 (H) Data 2 (L)	Data N (H) Data N (L) SC(H) SC(L) & C (L)
---	-------------------------------------	---	--------------------------	---

25. PARAMETER WRITE : PRW

to write parameters

Computer link command

: :	AD(H)	AD(L)	?	R I	Program No.	Ρ	R	w	Parameter No.	Block No.	Transfer (Move) byte number, 4digits	Data 1 (H)	Data 1 (L)	Data 2 (H)	Data 2 (L)		Data N (H)	Data N (L)	SC(H)	SC(L)	C R	
-----	-------	-------	---	--------	-------------	---	---	---	------------------	-----------	--	------------	------------	------------	------------	--	------------	------------	-------	-------	--------	--

The parameter in the designated program is designated. Any command (conventional command) with no designation of Program 1 to 3 shall not be accepted.

However, where the PC3J is in run under PC2 Mode even such a command is accepted even with no designation of program. Program-0 is system parameter.

Coumputer link response 1. Conventional (Own program) : : $(\widehat{H}, \widehat{Q}, \widehat{Q}, \widehat{P}, \widehat{R})$: : $(\widehat{H}, \widehat{Q}, \widehat{Q}, \widehat{Q}, \widehat{R})$ 2. Other program

:	:	(H)QY	AD(L)	#	R I	Program No.	Ρ	R	w	(H)	SC(L)	C R	
---	---	-------	-------	---	--------	-------------	---	---	---	-----	-------	--------	--

to limit the execution right to only a request source which has 26. EXECUTE RIGHT LIMIT SETTING : ELS requested limitation to the execution right. Computer link command No program designated. If designated, it is deemed as error. S/R shall be "1" for setting the execution right and "0" for S / SC(H) SC(L) AD(H) AD(L) R C R Data 0 ? Е L s resetting it. Where the write right for program, etc. is requested, T R the data bit 2 shall be set to "1". In addition, other execution rights are currently not supported. Computer link response AD(L) SC(H) SC(L) AD(H) R I C R Е L s

27. EXECUTE RIGHT LIMIT READ : ELR

	Com	puter	link o	comm	nand							
:	:	AD(H)	AD(L)	?	R I	E	L	R	SC(H)	SC(L)	C R	
	Com	tor	link re									
	Count	Juiel	mik le	shor	150							

to read the request source which requested limitation to the execution right.

No program designated. If designated, it is deemed as error.

	Com	outer	link re	espor	nse															
:	:	AD(H)	AD(L)	#	R I	E	L	R	Data 0 "FF"	Data 1 "FF"	Data 2 "FF"	Data 3 "FF"	Data 4 "FF"	Data 5 "FF"	Data 6 request source data	Data 7 "FF"	SC(H)	SC(L)	C R	

The request source which has requested the execution right to Data 6 is displayed.

<In run under PC2 Mode: (1) when the built-in link parameter is not set up> "00": Peripheral equipment (currently not supported.) "01" to "08"; Link No. 1 to 8 "09": built-in computer link

"FF": No

< In run under PC3 Mode > "00" : peripheral equipment (currently not supported.) "11" to 18" :Link No.1 to 8 in Program 1 "21" to "28" :Link No.1 to 8 in Program 2. "31" to "38" :Link No.1 to 8 in Program 3 "FF":No

<In run under PC2 Mode : (2) When the built-in link parameter is set up >

"00" : Peripheral equipment(currently not supported.)

"01"to "08" : Link No. 1 to 8 (including the built-in link)

"FF" : No

The execution right limit request source is held even under power OFF. However, the request source data 6 comes to "FF" if somewhat error happens with the data upon memory check.

28.	WA	ГС⊦	I TI	ME	RE	AD	: V	VTF	ł				to r	read th	ie wato	ch time						
	Com	puter	link (comm	and																	
:	:	AD(H)	AD(L)	?	R I	w	т	R	SC(H)	SC(L)	C R				esignate it is deer	d. med as e	error	-				
 _	Com	puter	link ı	respo	nse																	
:	:	(H)DA	(T) AD(L)	#	R I	w	т	R	Sec	cond	Minu	ie ł	Hour	Day	Month	Year	Day of the week	SC(H)	SC(L)	C R		

29.WATCH TIME SETTING : WTC


to change the watch time

	Corr	puter	link o	comm	and													
:	:	AD(H)	(T)UV	?	R I	w	т	С	Second	Minute	Hour	Day	Month	Year	Day of the week	SC(H)	SC(L)	C R

No program designated.

If decignated it is deemed as error

In addition, the data shall all be BCD data and they shall not be checked even if beyond the watch time data range.



30.FILL SEQUENCE PROGRAM : FIL

to rewrite all the data between the addresses in the designated program area into the designated data.

Computer link command

:	.: АD(H) АD(L)	Program No.	I L	Address 1, 4digits	Address 2, 4digits	Data 4digits	SC(H)	SC(L)	C R
---	----------------------	-------------	-----	-----------------------	-----------------------	-----------------	-------	-------	--------

Parameter in the designated program is designated.

Any command (conventional command) with no designation of Program 1 to 3 is not accepted.


However, the PC3J is in run under PC2 Mode such commands are accepted even no with designation of program. If address 2 exceeds 7FFF (32KW) or 3FFF (16KW), it is deemed as error.

Computer link response

:	:	AD(H)	AD(L)	?	R I	Program No.	F	I	L	SC(H)	SC(L)	C R	
---	---	-------	-------	---	--------	-------------	---	---	---	-------	-------	--------	--

31. I/O REGISTER MULTI-POINT WORD READ ADDRESS REGISTRATION :RDA

to register the multi-point words read address in data area



The data number is represented by hexadecimal "00" to "7F", but shown with the value after deduction of 1 from actual data number.

Data number "7F" is 128 datas.

The maximum number of registerable words is 128 words.

It is not allowed to designate an extended bit area.

However, this command shall support Program No. only which was set up with applicable link parameter.

EXTENDED MULTI-POINT READ command shall be effective to read multiple points including designation of program No.

Computer link response

	Input		k lesp	onse							
:	:	(H) da	(L) AD(L)	#	R I	R	D	A	SC(H)	SC(L)	C R

32.I/O REGISTER MULTI-POINT WORD READ : RDM

to read multi-point words in the registered data area.

(compu	ter lin	k com	manc	1							
:	:	AD(H)	AD(L)	?	R I	R	D	м	SC(H)	SC(L)	C R	


No program is designated. If designated, it is deemed as error.

Computer Llink response

_	CU	inpu		iik ies	spons	e										
	:		AD(H)	AD(L)	#	R I	R	D	м	Data number	Data1 4 digits	Data M 4 digits	Data N 4 digits	SC(H)	SC(L)	C R

33. I/O REGISTER EXTENDED MULTI-POINT READ ADDRESS REGISTRATION :REA

to register extended multi-point read address in data area.



No program is designated. If designated, it is deemed as error.

However, applicable program shall be designated for each address to be registered.

In case the bit of register is designated, it is designated as [register address 4 digits]-[bit No.].

The total number of addresses registered shall be 128 addresses irrespective of combination of bit points, byte points and word points.

The program number of addresses registered shall be 120 addresses irrespective of combination of bit points, The program number for extended bit area or extended register area (except EB) is the following number. GX, GY, GM : "7" U : "8"

Others ; "0"

However, the identify EB is designated as follows

EB address	program No.	start address					
EB00000 - EB07FFF	9	0000 - 7FFF					
EB08000 - EB0FFFF	A	0000 - 7FFF					
EB10000 - EB17FFF	В	0000 - 7FFF					
EB18000 - EB1FFFF	С	0000 - 7FFF					

Computer link response

:	 АD(H)	AD(L)	# R I	R	ш	A	SC(H)	SC(L)	C R	
---	-----------	-------	----------	---	---	---	-------	-------	-----	--

34. I/O REGISTER EXTENDED MULTI-POINT

to read extended multiple points in the registered data area.

Computer Link Command AD(H) SC(H) AD(L) SC(L) R С ? Е R Μ Т R

No program is designated. If designated, it is deemed as error.

Computer link room

.....

	compu	uter lir	ik res	ponse	e								 			 			
:	:	AD(H)	AD(L)	#	R I	R	E	м	Bit data number 2 digits	data	Bit data	Bit data		Bit data	Byte data 2 digits	Byte data 2 digits			
													 Word data 4 digits		a	 Word data 4 digits	SC(H)	SC(L)	C R

35. VOREGISTER EXTENDED MULTI-POINTWRITE ADDRESS REGISTRATION : WEA

to register the extended multi-point address in data area.

Computer L	ink Co	mma	nd																		
: : BD(H)	AD(L)	?	R I	w	E	A	Bit data number 2 digits	Byte data number 2 digits	Word data number 2 digits	Program NO.	ldentifier	Bit data Address1 4 digits		Program NO.	ldentifier	Bit data Address2 4 digits	2				
									Program NO.	ldentifier		Byte data Address M 4 digits	H / L			Program NO.	Identifier	Word data Address N 4 digits	SC(H)	SC(L)	C R

No program is designated. If designated, it is deemed as error.

However, applicable program shall be designated for each address to be registered.

In case the bit of register is designated, it is designated as [register address 4 digits]-[bit No.]. The total number of addresses registered shall be 128 addresses irrespective of combination of bit points, byte points and word points. The program number for extended bit area or extended register area (except EB) is the following number.

GX, GY, GM : "7" U : "8"

Others ; "0"

However, the identify EB is designated as follows

EB address	program No.	start address
EB00000 - EB07FFF	9	0000 - 7FFF
EB08000 - EB0FFFF	A	0000 - 7FFF
EB10000 - EB17FFF	В	0000 - 7FFF
EB18000 - EB1FFFF	С	0000 - 7FFF

 Сс	mput	er lin	k resp	onse								
•••	:	AD(H)	AD(L)	#	R I	×	Ш	A	SC(H)	SC(L)	C R	

36. I/O REGISTER EXTENDED MULTI POINT WRITE : WEM

to write extended multiple points in the registered data area.

Co	omput	er Lir	nk Cor	nman	nd						
		AD(H)	AD(L)	?	R I	v	E	м	SC(H)	SC(L)	C R

No program is designated. If designated, it is deemed as error.

Computer link response

_	CON	ipui	ler im	ik res	ponse	е										 			 _					
	:	:	AD(H)	AD(L)	#	R I	w	E	м	Bit data number 2 digits	data	Word data number 2 digits	~	Bit data		 	Bit data	Byte data 2 digits		Byte data 2 digits				
															_		d data ligits	a		Word data 4 digits	a	SC(H)	SC(L)	C R

37. EQUIPMENT INFORMATION READ : IBR

to read equipment the bytes of equipment information. The maximum number of bytes : 256 bytes.

Computer link command

: (H) (T) (T) (T) (T) (T) (T) (T) (T) (T) (T

No program is designated. If designated, it is deemed as error.

Equipment information block No. and head address (4 digits) shall be designated.

(The block is equivalent to the most significant digit of equipment information area 00000H to 6FFFFH.) The byte number is represented by hexadecimal "00" to "FF", shown with a numeral after deduction of 1 from actual byte number. Byte number "FF" comes to 256 bytes.

	Com	puter	link re	spons	e												
	:	AD(H)	AD(L)	?	R I	I	в	R	Block No.	Start address 4digits	Byte No.	Data 1	Data 2	Data N	SC(H)	SC(L)	C R

38. EQUIPMENT INFORMATION BYTE WRITE : IBW

to write the bytes of equipment information. The maximum number of bytes :256 bytes

	Com	puter	link co	omma	nd	-								 -	_	_	_
:		AD(H)	AD(L)	?	R I	I	в	w	Block No.	Start address 4digits	Byte No.	Data 1	Data 2	Data N	SC(H)	SC(L)	C R

No program is designated. If designated, it is deemed as error.

Equipment information block No. and head address (4 digits) shall be designated. (The block is equivalent to the most significant digit of equipment information area 00000H to 6FFFFH.)

The byte number is represented by hexadecimal "00" to "FF", shown with a numeral after deduction of 1 from actual byte number. Byte number "FF" comes to 256 bytes.

_	Com	puter	link re	spons	e									
:	:	AD(H)	AD(L)	#	R I	I	в	w	Block No.	Start address 4digits	Byte No.	SC(H)	SC(L)	C R

39. PROGRAM PARAMETER WRITE START : RWS

	Com	puter	link o	comm	nand							
:	:	AD(H)	AD(L)	?	R I	Program No.	R	w	S	SC(H)	SC(L)	C R

designate the request for writing start of the program parameter of designated Program No.

Any command (conventional command) with no designation of Program 1to 3 is not accepted.

Program 0 is system parameter. System parameter write during run is prohibited.

By issuing this command before issuing PROGRAM PARAMETER WRITE command, pro-operation (transfer to the buffer) for parameter write is executed and issue of PROGRAM PARAMETER WRITE command is permitted.

Furthermore, program parameter write and equipment information write from other equipment are all prohibited until completion of this program parameter write.

	Com	puter	link r	espo	nse								
:	:	AD(H)	(T)QV	#	R I	Program No.	R	≥	S	(H) SC(H)	SC(L)	C R	

40. PROGRAM PARAMETER WRITE TERMINATE /STATUS

CONTINUE : ERC

to request termination of program parameter write and	
further continuance of run status (run/stop).	

	Com	puter	link d	comm	and									
								- I						Ĺ
:	:	(H)	AD(L)	?	R I	Program No.	E	R	С	Program counter	SC(H)	SC(L)	C R	

Program counter is used to write during run. Program parameter write during stop is ignored. (Dummy data to be input.)

Designate the request for termination of program parameter write of designated Program No.

After termination, the CPU continues the run status. (If it is in run, program parameter write during run is executed.)

Any command (conventional command) with no designation of Program 1to 3 is not accepted.

Program 0 is system parameter. System parameter write during run is prohibited.

By issuing this command, the CPU starts data transfer to the flash memory from edit RAM.


After complete data transfer to the flash memory, the status are monitored by STATUS READ.

	Com	puter	link ı	espo	nse								-
:	:	AD(H)	AD(L)	#	R I	Program No.	E	R	С	SC(H)	SC(L)	C R	

41. PROGRAM PARAMETER WRITE TERMINATE, RESET /STATUS CONTINUE :ERS

to request termination of program parameter write and reset/further status continuance.

Computer link command



Designate the request for termination of program parameter write of designated Program No.

After termination, the CPU continues the run status after resetting. (If it is in run, program parameter write during run is executed.) Any command (conventional command) with no designation of Program 1 to 3 is not accepted.

Program 0 is system parameter.

By issuing this command, the CPU starts data transfer to the flash memory from edit RAM.

Termination of data transfer to the flash memory is monitored by STATUS READ.

	Com	puter	link r	espo	nse								
		AD(H)	(T)UV	#	R –	Program No.	ш	R	Ś	(H)S	SC(L)	C R	

<Note>

Under single mode it is not allowed to use this command to write other than system parameter. (Because of the common data area, if the CPU is reset/starts by special-program write during run the data are cleared and other program result in operation error.)

However, in the case of the pattern of "Program 1 only working" (Program pattern 9, 10) or run under PC2 Mode this command can be used.

42. EQUIPMENT INFORMATION WRITE START : IWS

to request equipment information writing start.

(Comp	uter I	ink co	omma	ind								
:	:	(H)	AD(L)	?	R I	I	w	S	Block No.	SC(H)	SC(L)	C R	

The equipment information of designated block No. is designated. Any command with no designation of block No. 0 to 6 is not accepted.

By issuing this command before issue of EQUIPMENT INFORMATION WRITE command, pre-operation (transfer to the buffer) for the equipment information write is executed and execution of the EQUIPMENT INFORMATION WRITE command is permitted. Furthermore, program parameter write from other equipment is prohibited.

	Com	puter	link r	espo	nse							
:		(H)DY	(T) da	?	R I	Η	v	S	(H)	SC(L)	CR	

43. EQUIPMENT INFORMATION WRITE

TERMINATE : IWE

to request termination of the equipment information write.

	-											
	Com	puter	i link d	comm	and							
:	:	(H)DA	AD(L)	?	R I	I	w	E	Block No.	SC(H)	SC(L)	C R

The equipment information of designated block No. is designated. Any command with no designation of block No. 0 to 6 is not accepted By issuing this command, the CPU starts transfer the write data to the flash memory from the edit RAM. Termination of data transfer to the flash memory is monitored by STATUS READ.

	Com	puter	link r	espo	nse						
:	:	AD(H)	AD(L)	#	R I	Ι	w	E	SC(H)	SC(L)	C R

44. CPU STATUS EXTENDED READ : MPE

to read CPU run status. (new command)

Computer link command

:	 AD(H)	AD(L)	?	R I	М	Ρ	E	SC(H)	SC(L)	C R
---	-----------	-------	---	--------	---	---	---	-------	-------	--------

No program designated. If designated, it is deemed as error.

 Computer link response

 :
 :
 \widehat{H} \widehat{H} <

Data No.	1
Bit	Content
7	RUN
6	In stop
5	Stop request in
5	continuing
4	In dummy stop
3	In DEBUG Mode
2	I/O Monitor User Mode
1	PC3 Mode
0	-

Data No.	2
Bit	Content
7	Major trouble
6	Minor trouble
5	Alarm
4	-
3	I/O allocated parameters change
2	Memory card available
1	-
0	-

Data No.	7
Bit	Content
7	-
6	Limitation to program subsidiary information write
5	-
4	-
3	Equipment information write error
2	In equipment information write
1	Program parameter write error
0	In program parameter write

Data No.	8
Bit	Content
7	In program -7 run
6	In program -6 run
5	In program -5 run
4	In program -4 run
3	In program -3 run
2	In program -2 run
1	In program -1 run
0	-

9.1.2. Error report from Computer Link

This module counteracts by non-response or error response when being unable to response normally to command from host COMPUTER.

(1) Non-response

In the following case this module does not send response respond.

- When start code "::" cannot detect in received data.
- When command code "?" cannot detect in received data.
- When end code "CR" cannot detect in received data.
- When station No. is different from own station No.
- When response time(RI) cannot detect correctly.

(2) Error response

This module sends response in the following format to host COMPUTER when it detects any of error which are detailed in Appendix 1 "Error codes".

Γ			Α	Α		R	Е	Е	S	S	С
	:	:	D	D	%	Ι	С	С	С	С	R
			(H)	(L)			(H)	(L)	(H)	(L)	

Hexadecimal two-digits Error Codes

(a) In case of no-response

No.	Possible causes	Actions
1	Baud rate setup error	Match baud rate of this module with that of host COMPUTER.
2	Different communication data type of host COMPUTER.	Select proper communication data type of host COMPUTER.
3	Setup station No. in this module differs that in host COMPUTER.	Match station No. of this module with that of host COMPUTER or otherwise correct the station No. instruction in host COMPUTER command.
4	Connection error or disconnection of communication cable.	Check the cable for polarity and disconnection.
5	No START code ":", ":" in command data of host COMPUTER.	Prefix ":", ":" to command head.
6	No END code "CR" exits in command data of host COMPUTER.	Affix "CR" to last digit of command.
7	Transmission – receiving switching of the communication circuit is not executed by host COMPUTER.	Switch host COMPUTER to RECEIVE READY after transmitting of command.

(b) In case of error response

(1) Error Code 01

No.	Possible causes	Actions
1	Incorrect command data format of host COMPUTER	Correct the command format.

(2) Error Code 03

No.	Possible causes	Actions
1	Incorrect selection of address in command data of host COMPUTER.	Reselect correct address in the command.

(3) Error Code 05

No.	Possible causes	Actions
1	The number of transfer data in the command data of host COMPUTER is 0 or exceed 256 bytes.	Correct the number of transfer bytes in the command.

(4) Error Code 0A

No.	Possible causes	Actions
1	Communication data break by noise, etc.	Check that communication cable is exactly connected or the cable and strong power cable are not close to one another.

(5) Error Code 0D

No.	Possible causes	Actions
1	Error of sum check data that was created by host COMPUTER.	Correct sum check data.
2	Communication data break by noise, etc.	Check that communication cable is exactly connected or the cable and strong power cable are not close to one another.

(6) Error Code 0E

No.	Possible causes	Actions
1	Write or scanning restart permit were attempted without setting up WRITE PERMIT by "EWR" command or without executing RESTART PERMIT setup.	Correct sum check data. Check that communication cable is exactly connected or the cable and strong power cable are not close to one another.

(7) Error Code 13

No.	Possible causes	Actions
1	TOYOPUC-CPU interface error.	Check if this module is exactly connected to CPU printed board.
2	Error of this module	Execute RESET-START. If the display LED displays same error even after this execution, replace this module.
3	Error of the link parameter.	Check the link parameter setup.

(8) Error Code 20

No.	Possible causes	Actions
1	Error of communication command in command data of host COMPUTER.	Check communication command.

(9) Error Code 2J1

No.	Possible causes	Actions
1	CPU reset under processing.	Re-send the command.

(10) Error Code 22

No.	Possible causes	Actions
9	"RDM" command was sent without setting up address by "RDA" command.	Set up address by "RDA" command before reading it by "RDM" command.

(11) Error Code 31

No.	Possible causes	Actions
1	Program write was attempted while sequence program is in run.	Write program after having stopped sequence program run by "HLT" command, "PSC" command, etc.

(12) Error Code 32

No.	Possible causes	Actions
1	Scanning Stop Reset is not executed by "RUN" command.	Execute "STA" command after having executed Scanning Stop Reset by "RUN" command.
2	Scanning Stop command (STOP) is output from peripheral devices such as program, etc.	Execute "STA" command after having reset Scanning Stop command (STOP) from peripheral device.

(13) Error Code 34

No.	Possible causes	Actions
1	Read and write of sequence program and subsidiary information are prohibited.	Sequence program and subsidiary information read and write by peripheral device, etc.

(14) Error Code 35

No.	Possible causes	Actions
1	No execution right.	Reset the limit setup by device that has limited execution right.

(15) Error Code 36

No.	Possible causes	Actions
1	Execution right limit is set up.	Reset the limit setup by device that has limited execution right.

(16) Error Code 38

No.	Possible causes	Actions
1	EEPROM write is interlocked.	Reset EEPROM write interlock.

(17) Error Code 39

No.	Possible causes	Actions
1	I/O allocation parameter changed.	Operate CPU RESET-START switch.

(18) Error Code 3C

N	. Possible causes	Actions
1	CPU hardware error.	Check CPU.

(19) Error Code 3D

No.	Possible causes	Actions
1	Sequence program and subsidiary information were written simultaneously from peripheral device or other link.	Rewrite them.

(20) Error Code 3F

No.	Possible causes	Actions
1	Device address instructed by timer and counter, etc. does not exist in sequence program.	Check device address.

(c) In other cases

(1) The format of response from this module to host COMPUTER is not proper.

No.	Possible causes	Actions
1	Other station sent response while one station is sending ersponse.	Review the timing of command sending to each station in host COMPUTER.
2	Host COMPUTER has become ready for receiving after this module sent response.	Set up response time according to the processing speed of host COMPUTER.

(2) Host COMPUTER receives, as is, data that sent as command to station.

No.	Possible causes	Actions
1	Transmission-receiving switching of the communication circuit in host COMPUTER is not executed.	Control the circuit at host COMPUTER side.

(3) Sum check error occurs at host CPU side.

No	. Possible causes	Actions
1	Communication data break by noise, etc.	Check that communication cable is exactly connected or the cable and strong power cable are not close to one another.

9.2. Built-in PC Link

For the detail, see "Instruction Manual for PC2 Series PC Link /Computer Link ".

Items	Specification
I/O points	Max 515 points/1 port
Transmission points per station	When 19/.2kbps/57.6kbps is selected: Max 384 pointsWhen NC×3 selected: Max 512 points
No. of stations	Max 16 stations (master 1, slave 15) /1 line
I/O allocation	Minimum setting unit :8 points
Transmission distance	Max 1 km (total length)
Signal level	Conforming to EIA RS-422
Communication speed	19.2 kbps / 57.6 kbps / NC × 3speed ^{*1} (Presetting)
Synchronous system	Start-stop synchronous
Transmission system	Semi-dual system (2-wire type)
Bit composition	JIS 7 unit system, 10 bits
Check system	Vertical parity, horizontal parity (Even number)
Cable	Shielded twist bare cable
Transmission data at CPU stopping	OFF data / Pre-stop data (Be presetting)
CPU operation against communication error	Stop/RUN continue (Be presetting)
Communication error under connection sequence	As error /repeat (Be presetting)

(1) PC link specification

*1 This speed is set to communicate with NC machine corresponding to M-NET×3 speed.

(2) Link No. and Link Area

Link parameters can be optionally set for link No. $1 \sim 8$ of program $1 \sim 3$.

Where internal relay (M) or link relay (L) is set in the link area, the relay area in program for which the link parameter was set becomes the link area.

I/O (X, Y) area and extended area (EX \cdot EY, EM, EL, GX \cdot GY, GM) are common to each program.

Link 1-1 ~ 1-8	Link 2-1 ~ 2-8	Link 3-1 ~ 3-8	-
Program 1 (PRG.1) LINK PARAMETER	Program 2 (PRG.2) LINK PARAMETER	Program 3 (PRG.3) LINK PARAMETER	Link parameter can be optionally set for link No. 1 ~ 8 of program-1 ~ -3.
	I/O (X · Y)	 	I/O (X, Y) area is common to each program.
PRG.1 INTERNAL RELAY (M) PRG.1 LINK RELAY (L)	PRG.2 INTERNAL RELAY (M) PRG.2 LINK RELAY (L)	PRG.3 INTERNAL RELAY (M) PRG.3 LINK RELAY (L)	Where internal relay (M) or link relay (L) is set in the link area, the relay area in program for which the link parameter was set becomes the link area.
Exte	nded I/O (EX · EY, GX ·	\$Υ) -	
EXTEN	DED INTERNAL RELAY	ц фМ, GM)	Extended area is common to each program.
EX	TENDED LINK RELAY (

(3) Matters to be attended to operation of I/O relay (X/Y)

Pay attention not to overlap I/O module and I/O address that are connected to CPU are not

X.Y000 X.Y000 X.Y000 () Allow -ed X.Y7FF X.Y7FF X.Y7FF X.Y000 X.Y000 X.Y000 Х Not allow -ed X.Y7FF X.Y7FF X.Y7FF When communication area is When actual I/O exist after Actual I/O and inserted between actual I/O communication area. communication and I/O. are overlapped. I/O modules (input, output, I/O) connected to CPU

overlapped when I/O relay (X and Y) is used in communication area.



PC link communication area


Application command is not applied for such communication area as I/O refresh (RIO, FUN No. = 282), input refresh (RI, FUN No. = 281) and output refresh (RO, FUN No. = 282).


Even used as output of PC link, memory in CPU will be input.

Therefore display of X is resulted when communication area is monitored using I/O monitor.


9.2.1. The outline of PC Link operation

PC link communication includes a connective sequence and a normal sequence. Check a connecting situation and setting in the connective sequence when power is supplied, and then exchange ON/OFF information of I/O in a normal sequence.





(1) The conceptual figure of data



communication order $(1) \rightarrow (2) \rightarrow (3) \rightarrow (4) \rightarrow \cdots \rightarrow (2N) \rightarrow (2N+1) \rightarrow (1) \rightarrow (2) \rightarrow (N=1\sim15)$

······ Available for internal relay

**** Display a head address of an area to be used for communication in each station.

The head address can freely be set in each station. Not necessary to adjust the address of the master station. However, those available for communication are only such areas as a link relay(L), an internal relay(M), an input-output relay(X,Y) a link relay (extended area) (EL), an internal relay(extended area)(EM,GM), an input-output relay(extended area) (EX,EY,GX,GY).

(2) Connective sequence

The master station checks the existence of connection and examine a coincidence of the input-output points between the master and the child station to set from the child station No.1 to the child station No.15.

When the child station respond to the master station as specified, the connective sequence becomes OK, in turn, the normal sequence is returned.

The child station will wait for the connective sequence from the master station after the power supply begins. Check the input-output points between the master and the child station. It is not until the connective sequence becomes OK that a response to a normal sequence from the master station can be made.

(3) Normal sequence

The master station carries out a normal sequence from child station No.1 to the last child station in turn. In the normal sequence, the master station exchange data with the child station by transmitting an amount equal to set points of ON/OFF data of I/O and receiving an amount equal to selected points of ON/OFF data of I/O. The master station exchanges data with the child station by repeating such an action.

(4) Communication data when CPU stops

PC link performs communication whether CPU runs or stops. However, when CPU is stopped, it can't exchange data with an area to communicate with, making all the data to transmit turn into OFF data.


Stop with CPU reset switch. Stop with a peripheral equipment Stop RUN by a CPU error.

 $\begin{cases} \rightarrow \text{Transmit OFF data} \\ (\text{Received data is thrown away}) \end{cases}$


9.2.2. Timing with PC operation

The operation of PC is not synchronized with that of PC link, but an input-output data exchange is conducted at end of each scan.

1) PC One scans of PC < One scan of communication one scan



2) PC One scan of communication < One scan of communication



9.2.3. Reset communication

Perform the reset communication at communication abnormality.


(1) Method

Switch a dummy for the reset from OFF to ON, and the communication is reset. Reset is available only for a rise time to switch it ON and OFF.

Address	Content	Address	Content
V80	Reset communication 1	V84	Reset communication 5
V81	Reset communication 2	V85	Reset communication 6
V82	Reset communication 3	V86	Reset communication 7
V83	Reset communication 4	V87	Reset communication 8

Note) The above addresses of special relays are for PC 2 compatibility mode and PC 3 mode (data memory split mode).

(2) Reset timing



PC link starts the same operation as in the commencement of power supply by the reset communication.


(After execution of a communication sequence start I/O data exchange by a normal sequence)

- Note 1) The reset communication is performed with a reset start switch of CPU.
- Note 2) The reset communication is available only during the period of communication abnormality. However, when the link parameter is abnormal, it can't become effective, so supply power again or turn on the reset start switch after rewriting the parameter.

(3) Release communication abnormality


Supply power again, or turn on the reset start switch, or reset communication in the master station, and the communication abnormality is released, which starts communication again. It is not necessary to reset communication in the Slave-station station. The Slave-station respond to the connective sequence from the master station during the communication abnormality and such abnormality is released by accepting the connective sequence, which makes responding to the normal sequence available.

However, when the link parameter is modified, supply power again or turn the reset start switch of CPU on in the Slave-station.



(4) An example of communication reset circuit

 When using the reset communication circuit. Even when scattering occurs at the time of power supply, it can't be regarded as a communication abnormality, so it is a circuit to reset for 2 seconds after power is supplied.




Note 1) The above is the example for a circuit in the case of link No.1 The communication abnormality special relay, reset communication push button signal and separate register differ depending on link number.

Note 2) Never fail to clear the separate register when it is not used.

2) When using the separate register,

When "1) When using the reset communication " is employed and the raising of the power supply is delayed, "LINK ERROR" (error code :86) is stored in a register for outputting a error information" (error code :86).

This circuit won't display "LINK ERROR" for 2 seconds after power is supplied and is a circuit not to store the error code in the register for outputting the error information.



After supplying power, separate all the stations and doesn't inform them of any error for 2 seconds and then release separation, followed by a normal communication.

wake sure i	nat the separate regis	ster changes de	
Link No.	Separate register	Link No.	Separate register
1	S31C	5	S39C
2	S33C	6	S3BC
3	S35C	7	S3DC
4	S37C	8	S3FC

Note 1) In the above circuit, link No.1 is used.

Make sure that the separate register changes depending link No.

The address of the separate register changes in PC 3 mode.

Note 2) When connecting with a FS terminal (V1.00) with an incorporated PC link as a master station, put in a PC3JG sequence a circuit employing the above 2) separate register. If this circuit doesn't exist, it causes communication abnormality which may hinder communication.

9.2.4. Unlinking Function


When the slave gets in communication error, the master of DLNK stops communication to all the slaves and reports error.

The unlinking function is such that a specific slave is broken away (or reset) from the communication network.

This function makes it possible to separate the slave that is in the abnormal state from the communication network and continue communication for other normal slaves.

(1) Specify the Slave-station to be separated

Specify the Slave-station to be separated is carried out by setting data in the unlinking register of the master PC.



Note 1) When not using the unlinking function, clear the unlinking register by using a sequence program. Since the separate register is maintained even after power supply is cut, separation sometimes still remains without noticing it. In this case communication is still normally conducted, but all the data turns to OFF data.

Note 2) When the unlinking register is not 0000, turn off communicating with all the stations.

Note 3) The address of the above register is for PC compatibility mode and PC3 mode(data memory split mode)

- (2) Communicating with the separated station
 - 1) When the separated Slave-station is normal,

The master station transmits OFF data of I/O to the separated Slave-station, threw away-received data from the Slave-station and performs operation, judging that the Slave-station has accepted OFF data of I/O. However, it normally communicates with the other Slave-stations not separated regarding ON/OFF data of I/O. If power supply is conducted or communication is reset in the master station while separation of the master and the Slave-station still remains, start the connective sequence like the other Slave-stations start, so the normal sequence conducts exchange of OFF data.

2) When the separated Slave-station causes the abnormal communication The parent station keeps transmitting the connective sequence till the abnormality of the child is released. If the abnormality is released and a normal response is obtained, it starts again the normal sequence as in the above 1) and continues the normal sequence to the rest of Slave-stations.

3) When the specify separation is released,

In case of 1) exchange a normal I/O data of ON/OFF

In case of 2) ····· regard it as a communication abnormality and inform all the Slave-stations of such abnormality and stops communicating with them.

4) Others

When the Slave-station that was not separated causes the abnormal communication, inform all the Slave-stations of such abnormality and stops communicating with them.

9.2.5. PC Link status

PC link informs a CPU special register of status information (the state of communication of the Slave-station, the state of connection of the Slave-station) Setting data in the separate register can separate the Slave-station.

	MS	SB													L	SB	
Adress	F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0	Use
S3*0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	The state of communication of the Sub-station
S3*1											\geq	\square					
S3*2									Π	Sla	ave	-sta	tion	Nc).		
S3*3															<u> </u>		
S3*4																	
S3*5																	
S3*6																	
S3*7																	
S3*8																	
S3*9																	
S3*A																	
S3*B																	
S3*C	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	The state of communication of the Sub-station
S3*D																	
S3*E																	
S3*F																	
S3x0																	Abnormality information(Error code)
S3x1																	Abnormality information(error No.1 of detail)
S3x2																	Abnormality information(error No.2 of detail)
S3x3																	Abnormality information(error No.3 of detail)
S3x4																	Abnormality information(error No.4 of detail)
S3x5																	Abnormality information(error code stack No.1)
S3x6																	Abnormality information(error code stack No.2)
S3x7																	Abnormality information(error code stack No.3)
S3x8																	Abnormality information(error code stack No.4)
S3x9																	Abnormality information(error code stack No.5)
S3xA																	Abnormality information(error code stack No.6)
S3xB																	Abnormality information(error code stack No.7)
S3xC	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Separate the Sub-station
S3xD																	
S3xE																	
S3xF																	

Code o	of *	and	lх					
Link No	1	2	3	4	5	6	7	8
*	0	2	4	6	8	Α	С	Ε
Х	1	3	5	7	9	В	D	F

Note) In a single data mode the address is as follows.

Program 1	S3#0~
Program 2	ES0#0~
Program 3	ES1#0~

The above * and x are put into #.

Inform communication status function

PC link incorporated in PC3JG conveys a status information to a special register (the state of communication of the Slave-station, and the state of connection of the Slave-station)

(1) The state of communication of the Slave-station

Inform the special register, "S3*0", of the state of communication of the Slave-station.

	MSI	В													L	SB	
Adress	F	Ε	D	С	В	Α	9	8	7	6	5	4	3	2	1	0	Use
S3*0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		The state of communication of the child

Code of *

* 0 2 4 6 8 A C E	Link No.	1	2	3	4	5	6	7	8
	*	0	2	4	6	8	Α	С	Е

When informing the communication status, there may arise a time lag at the maximum of several millions of ms.

The Slave-station No.

In the master station,

The bit becomes "1" corresponding to the Slave-station that performs normal communication. (Even in the separate state, the bit becomes "1" if communication is carried out)

1 : the Slave-station performing a normal communication.

0 : the Slave-station where communication is not performed

When communication abnormality occurs, the bit becomes "0" corresponding to the Slave-station that detects the abnormality and the other Slave-stations retain the contents of state just before the occurrence of abnormality (when the communication abnormality occurs communication isn't really carried out, but the bit remains "1" corresponding to the Slave-station where the normal communication was carried out just before the abnormality occurred).

In the Slave-station,

When the link parameter is set, the bits that are set as connected in a local station alone become "1". The bits all become "0" when the communication abnormality occurs.

(2) The state of connection of the Slave-station

Inform the special register, "S3*C", of the state of communication of the Slave-station

	MS	В													l	SB	
Adress	F	Ε	D	С	В	Α	9	8	7	6	5	4	3	2	1	0	Use
S3*C	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		The state of communication of the child state

In the master station,

When the link parameter is set, the bit that is set as connected, corresponding to the Slave-station, becomes "1".


In the Slave-station,

When the link parameter is set, among the bits that are set as connected, only those corresponding the local station, become "1".

(3) Diagnostic method of communication abnormality

Execute using the separate function and the status of communication of the Slave-station.

Example of diagnosis(PC-Link master station on an operation board is assigned to link No.1)



7) Release separation and start operation again.

9.2.6. Inform abnormality of PC Link

When detecting an abnormality in PC link, inform CPU of the abnormality. CPU not only displays an error message but also sets a special relay, a register for outputting CPU error information, and a special register for a link error information.

Address	Content
VA1	Link1 Parameter abnormality
VA5	Link2 Parameter abnormality
VA9	Link3 Parameter abnormality
VAD	Link4 Parameter abnormality
VB1	Link5 Parameter abnormality
VB5	Link6 Parameter abnormality
VB9	Link7 Parameter abnormality
VBD	Link8 Parameter abnormality
VA2	Link1 Communication abnormality
VA6	Link2 Communication abnormality
VAA	Link3 Communication abnormality
VAE	Link4 Communication abnormality
VB2	Link5 Communication abnormality
VB6	Link6 Communication abnormality
VBA	Link7 Communication abnormality
VBE	Link8 Communication abnormality
VC4	Special module abnormality (failure of a communication module)
VC8	I/O configuration abnormality (over 9 sheets of communication modules are mounted)
	(The total memory capacity of the communication modules exceeds 60Kbyte.)
VF2	Special module layout abnormality
	(lack No., slot No. and link module name of the link parameter are different from those in a mounted state.)

(1) The special relay associated with the link

Note) The addresses of the above special relay are those in PC2 compatibility mode and PC 3 mode (data memory split mode)

(2)Link error code

Link error code is stored in the CPU special register.

CPU (link) error code	The address of CPU special register to store error information	The content of the address stated in the left column.	The error content	Corrective action	Abnor mality lank
0.5	S3×0	1001	(link parameter abnormality) Setting is		
85 (01)	S3×1	0082	not carried out in BCD (master and child stations)		
	00.0	1001	,		
85	<u>S3×0</u>	1001	(link parameter abnormality) Values		
(01)	S3×1	0083	other than 0.1 are set in master and		
· · /			Slave-stations.		
85	S3×0	1001	(link parameter abnormality) The total		
(01)	S3×1	0085	number of diverted bytes is over 65 bytes. (master and Slave-stations)	Check and modify	
(-)				the content of the	
85	S3×0	1001	(link parameter abnormality) Exceeding	link parameter.	Alarm
(01)	S3×1	0086	the final address of communication	Check the setting.	
(01)			area.		
85	S3×0	1001	(link parameter abnormality)		
(01)	S3×1	0087	Link area overlaps Real I/O.		
(01)					
	S3×0	1001			
85	S3×1	0088	Sending points per one station		
(01)			exceed 48 bytes.		
`	00/2	address(62~70)	, ,		
	S3×0	10*0	(connecting sequence error with #		
86	S3×1	00D0	station of the Slave-station)		
(*0)	S3×2 (L)	Slave station	Vertical parity exists in a received data		
(0)	55×2 (L)	address(62~70)	from the Slave-station. (master station)		
	620	10*0			
86	<u>S3×0</u>	00D1	(connecting sequence error with # station of the Slave-station)		
	S3×1	0001	Negative response from the		
(*0)		Alarm	Slave-station. (master station)		
	S3×0	10*0	(connecting sequence error with #		
00	S3×1	00D2	station of the Slave-station)		
86		Except	Received an address data that had not		
(*0)	S3×2	address data	been expected. (master station)		
	(H)	Receive data		Check whether #	Alarm
	S3×0	10*0	(connecting sequence error with #	station of the	
86	S3×1	00D3	station of the Slave-station)	Slave-station is	
(*0)	S3×2 (L)	Slave station	No response from # station of the	connected, or check	
()	00^2 (L)	address(62~70)	Slave-station. (master station)	the order of power	
	S3×0	10*0	(connecting sequence error with #	supply.	
	33×0	10.0	station of the Slave-station)	Check the setting Check the wiring of	
86	S3×1	00D6	Horizontal parity error exists in the	communication wires.	
(*0)	S3×2	Slave station	received data from the Slave-station.		
		address(62~70)	(Master station)		
	S3×0	10*0		1	
	S3×1	00D8			
86	S3≰2	Slave station	(connecting sequence error with #		
(*0)		address(62~70)	station of the Slave-station) No horizontal parity data has not been		
L	I I	audicas(02~10)	ino nonzontal parity data has not been		1

A code indicating the link No. of PC link that occurred an error is put into x in the table.

Code table for link No

Link no.	1	2	3	4	5	6	7	8
× (link No. code)	1	3	5	7	9	В	D	F

Note 1) * indicates the Slave-station No.

CPU (link) error code	The address of CPU special register to store error information	The content of the address stated in the left column.	The error content	Corrective action	Abnorm ality lank
	S3×0 S3×1	10*1 00D7	-		
	53×1				
	(L)	The address of the Slave-station(62~70)			
	(H)	The received data (the byte number from the master to the sub)			
86 (*1)	(L)	The received data (the byte number from the sub to the master)	In # station of the Slave-station the number of input-output bytes is different from that of the master	Check the content of the link parameter.	Alarm
	(H)	The data set in the local station (the byte number from the sub to the master)	station. (master and Slave-station)		
	S3×4 (L)	The received data (the byte number from the sub to the master)			
	S3×0	, 10*2	Response from # station from the		
86	S3×1	00D9	Slave-station that is not set up in	Check the content of the	A
(*2)	\$3×2 (L)	The address of the Slave-station(62~70)	the connective sequence. (master station)	link parameter of the Slave-station.	Alarm
	S3×0	10*9			
	S3×1	00D4	The connective sequence was not		
	(L) S3×2 (H)	Select a communication flag (1-7 stations)	carried out with # station of the Slave-station.	Check the content of the	
86 (*9)		Select a communication flag (8-15 stations)	When multiple stations were set in one Slave-station, a normal	link parameter of the master station. The normal sequence	Alarm
	(L) S3×3 (H)	Completion flag of the connective sequence (1-7 stations)	sequence started though there were some stations where the connective sequence had not been completed.	doesn't start even	
	(**)	Completion flag of the connective	(Slave-station)		
		sequence (8-15 stations)			
86	S3×0	1008	10 minutes after the completion of	Check an error code of	
(08)	\$3×1	00D5	the normal sequence. (Slave-station)	the master station.	Alarm
	S3×0	10*4			
86	S3×1	00E8	(the normal sequence error with #		
(*4)	S3×2 (L)	Slave station address(62~70) 10*4	station of the Slave-station) Vertical parity exists in the received	-	
	S3×0	-	(the normal sequence error with #		
86 (*4)	S3×1 S3×2 (L)	00E1 Slave station	station of the Slave-station) Negative response from # station of the Slave-station master station)		
	62.0	address(62~70)		Check shear in to *	Alarm
	\$3×0	10*4	(the normal sequence error with #	of sub station	Alaim
86 (*4)	S3×1 (L) S3×2	00E2 Except address data	station of the Slave-station) Receive the address data that was contrary to the expectation. (master		
	(H)	(62~70) Receive address	station)		
	S3×0	10*4	-	4	
86 (*4)	S3×1 S8×2 (L)	00E3 Slave station	(the normal sequence error with # station of the Slave-station)		
		address(62~70)	No response from # station of the Slave-station (master station)	1	

A code indicating the link No. of PC link that occurred an error is put into x in the table.

Code table for links No.

Link no.	1	2	3	4	5	6	7	8
× (link No. Code)	1	3	5	7	9	В	D	F

Note 1) * indicates the Slave-station No.

CPU (link) error code	special register to	The content of the address stated in the left column.	The error content	Corrective action	Abnor mality lank		
86	S3×0	10*4	(the normal sequence error with # station of the Slave-station) Parity				
(*4)	S3×1	0	error exists in the horizontal parity				
(4)	S3×2	Slave station address(62~70)	received from # station of the Slave-station. (Master station)	Check whether wires are securely connected	Alorm		
00	S3×0 10*4		(the normal sequence error with # station of the Slave-station)	in # station of the Slave-station.	Alarm		
86	S3×1	00E6	No data of the horizontal parity sent				
(*4)	\$3×2	Slave station address(62~70)	from # station of the Slave-station (master station)				
86	S3×0	1007	No data of the normal sequence	Check the error code of	Alarm		
(07)	S3 _¥ 1	00E4	was sent from the master station.				
89			(Slave sequence) Setting error of lack No., slot No. and link module name of the link parameter	Check and modify the content of the link parameter.	Alarm		
84			Abnormality of the module hardware. Interface abnormality with CPU module.	Supply power again or turn on a reset start switch of CPU, however, if an abnormality still occurs, replace the link module.	Alarm		

A code indicating the link No. of PC link that occurred an error is put into x in the table.

Note 1) Code table for link No.

Link no.	1	2	3	4	5	6	7	8
× (link No. code)	1	3	5	7	9	В	D	F

Note 2) The address of the Slave-station in the table is as follows.

The address of the Slave-station	The Slave-station No.	The address of the Slave-station	The Slave-station No.
62	The Slave-station 1	6A	The Slave-station 9
63	The Slave-station 2	6B	The Slave-station 10
64	The Slave-station 3	6C	The Slave-station 11
65	The Slave-station 4	6D	The Slave-station 12
66	The Slave-station 5	6E	The Slave-station 13
67	The Slave-station 6	6F	The Slave-station 14
68	The Slave-station 7	70	The Slave-station 15
69	The Slave-station 8		

Note 3) # indicates the Slave-station number.

Note 4) The above addresses of special register are for PC2 compatibility mode and PC3 mode (data memory split mode).

(3) Special register for link error information output.

The link error code is composed of 8 step shift register and is able to store up to 8 times.

Link No.	The address to store an error.		Address	Content
1	S310 ~ S31F	<u></u>	S3×0	Error code
2	S330 ~ S33F	\backslash	S3×1	
3	S350 ~ S35F	\backslash	S3×2	≻ The error of detail
4	S370 ~ S37F	\backslash	S3×3	
5	S390 ~ S39F	\setminus	S3×4	J
6	S3B0 ~ S3BF	\setminus	S3×5	Error code stack No.1 New
7	S3D0 ~ S3DF	\setminus	S3×6	
8	S3F0 ~ S3FF	\setminus	S3×7	3
			S3×8	4
		\setminus	S3×9	5
		\setminus	S3×A	6 ↓
		\backslash	S3×B	7 Old

Note) Code for link No. of PC link that caused an error is put in X.

Link No. code table


Link No.	1	2	3	4	5	6	7	8
× (link No. code)	1	3	5	7	9	В	D	F

 \setminus

(4) Inform abnormality of the separated Slave-station.

If the separated Slave-station can't respond to the master station because of power supply failure and the like, communication abnormality doesn't occur. Each data of an communication area remains OFF and the error code of communication can't be stored.

9.2.7. Flow chart to check PC Link abnormality





A code indicating the link No. of PC link that occurred an error is put into x.

Code table for link No.


Link no.	1	2	3	4	5	6	7	8
× (link No. code)	1	3	5	7	9	В	D	F


Note 1) # indicates the Slave-station No.





- 1) Is the link parameter of the master station right? → Set the link parameter of the master station again to get the right one.
- 2) Is the Slave-station number right? → Set the Slave-station number again to get the right one.





9.3. Built-in DLNK-M2

(1) DLNK specification

Item		Specification							
Communication speed	500/250/125kt	500/250/125kbps (selected with a switch)							
	Communication speed	The maximum length of a network	The length of a branch line	The total length of the branch line					
The distance of	500kbps	Less than 100m	Less than 6m	Less than 39m					
communication	250kbps	250kbps Less than 250m Less th		Less than 78m					
	125kbps	Less than 500m	Less than 6m	Less than 156m					
The maximum number of connection nodes	64units (mast	er 1 unit, slave 63 uni	ts) ^{*1}						
Node address	Master : 00	Slave : 01 ~ 63							
I/O points	Input: Maximum 2048 points (256 bytes) Output: Maximum 2048 points (256 bytes)								
I/O layout	Minimum 8points unit								
Link area	X·Y,M,L,EX · E	Y,EM,EL,GX·GY,GM	*2						

*1 In the case of TOYOPUC DLNK, this applies only to the asynchronous mode. There are no relations in input and output type, and the number of maximum connection notebooks is restricted with synchronous mode in the following.

Data rate	Maximum number of connected nodes
500kbps	9
250kbps	7
125kbps	6


*2 GX/GY and GM area can be used in the PC3JG separate mode.

(2) Link No. and Link Area


Link parameters can be optionally set for link No. $1 \sim 8$ of program $1 \sim 3$.

Where internal relay (M) or link relay (L) is set in the link area, the relay area in program for which the link parameter was set becomes the link area.

I/O (X, Y) area and extended area (EX \cdot EY, EM, EL, GX \cdot GY $\,$) are common to each program.




(3) Notes when input-output(X,Y) is used in the communication area.




Make sure that I/O module connected to CPU doesn't overlap I/O address.

Input-output refresh, input refresh, and output refresh of application order can not be used for the Even when used for DLNK output, the memory in CPU can be regarded as an input, so if the communication area is monitored with I/O monitor, X will be displayed.

(4) Set communication mode



Set the communication mode with a DLNK set up switch



Switches on the front panel


Name	Setting	Content	Function
	OFF	Communication is not synchronized with a sequence scan.	
Sync	ON	Communication is synchronized with a sequence scan.	 Communication timing
	OFF	Continue RUN	RUN state of CPU when
Stop	ON	Stop RUN	communication abnormality occurs.
	OFF	Turn OFF communication output.	Output state when RUN of
Hold	ON	Retain communication output.	CPU stops.
-		(Set it OFF)	Reserved

Switches on the side panel

	No.	Setting				Function				
	1		OFF	125K	125K ON 250K		OFF	500K	Baudrate	
	2	-	OFF	bps	OFF	bps	ON	bps	Dauurate	
	3	OFF								
SW1	4	OFF								
S	5	OFF	(Sat al	l of ther		Reserved				
	6	OFF	(Set al							
	7	OFF								
	8	OFF								
ess	X1	0	Master	r station						
Address	X10	0	(Set al	l of ther		Node address				

(5)Display

Display lamp indicating DLNK state includes NS, MS and DE. Each NS and Ms lamp has a green and a red color, and display these states by lighting, flashing, and putting out. DE lamp displays these states by lighting, flashing, and putting out.




Lamp name	Color	Define state	Define state a proposal	Content				
	Green	0	Normal state	Normal state of a module				
	Green	0	Not yet set up	In the process of reading set switch				
	Red	0	Mortal failure	Hardware abnormality				
MS	Reu	0	Light failure	Set switch failure and the like				
	-	•	No power supply	 The power supply is not supplied to DLNK-M2. In the process of resetting Waiting to be initially processed. 				
		0	Normal state	Normal state of a network				
	Green	0	Not yet connected	The network is normal; communication is not yet established				
NS	Mortal	0	Communication abnormality	Detected abnormality unable to communicate on the network. • Duplicate node address • Detect Bus-off				
		Ø	Communication abnormality	Communication abnormality of the child station of the communication part.				
	-	•	Abnormality of power supply of the network	No power supply for communication				
		0	Mortal failure	Hardware abnormality				
DE	Red	Ø	Mortal failure of the communication part Parameter abnormality Set parameter abnormality	Hardware abnormality of the communication part Communication abnormality of a part of the slave station				
			Normal state	Normal state of module				
		⊖ : light	ting © : flashing	• : putting out				

(note) When building DLNK-M2 into is unused, the MS lamp might red light or blink red,but it does not have the influence on other functions.

9.3.1.

System Configuration The DLNK network can be constructed as shown below.



Configuration

Name	Explanation
Node	In DeviceNet nodes, there are slaves to connect I/O devices and a master to integrate respective slaves. There exists a single unit of master on one network. The positions of master and slave are not fixed, so you may arrange master and slave at any node position. DLNK-M2 is the master unit.
Trunk line and Drop line	The trunk line indicates the cable to which connect the terminating resistance in both ends. All the cables branched from trunk line are drop lines.
Cable	The communication cable only for DevieNets (5-wire) is used. 3 wires are used for communication, while 2 wires are used for network power source. There are THICK cable and THIN cable as the communication cable.
Connection method	There are a multi-drop method and a T branch method in the connection method of the node. The T branch method is a wiring technique to which the communication cable is separated with the Branch unit. The multi-drop method is a wiring technique by which communication cable is extended from the node to the node.
Terminating Resistor	It is necessary to arrange terminating resistor at each end of the trunk line in order to stabilize the communication line. As the resistance, use a $121\Omega \ 1/4W$ metal film resistance.
Communications Power Supply	Each node requires communications power supply (24 VDC). The network power is supplied to each node through power line in 5-wire cable.

9.3.2. Order of Power on

Supply power first to the slave then to the master, or supply power to both the slave and master at the same time. Supplying power first to the master and then to the slave may cause communication error.

And cutting off power supply to the slave after start of communication may cause communication error too.

	Power supply order									
Master	2)	1)	Simultaneously							
Slave	1)	v 2)	Omulaneously							
Result	0	×	0							

The master does not regard response delay in the slave for up to 18 seconds. During this period, the master carries out communication recovery actions. And if recovery is not possible then, it reports the situation as communication error.

- Note 1: To remove communication error, reset and start the CPU or turn the communication reset ON. (Refer to "9.3.3. Communication Reset.")
- Note 2: The master continues communication when the communication of all the slaves is normal. Even if one slave is missing, the master regards it as communication error and stops communication. (Use the unlinking function to continue communication. Refer to "9.3.4. Unlinking Function." DLNK-M2 can choose the communication stop / continuation at the communication error by setup of Link Parameter.)
- Note 3: It will normally take 6.6 seconds from supplying power or reset/start to the establishment of communication. The actions of the master before the establishment of communication are shown below.

START ↓	-	Order	Action contents	MS LED	NS LED	DE LED			
		11	Node address duplication checking	Green	●	•			
6.6 sec		2)	Reading parameter	Green	Green ©	•			
\bigvee		3)	Confirming slave	Green	Green	•			
			At normal condition I/O data communication	Green	Green	•			
			At error I/O data communication stop	Refer to "9-3-7 Abnormality information of DLNK-M2"					

 \bigcirc Lighting on, \bigcirc Flickering, \bigcirc Lighting off

9.3.3. Communication Reset

Communication reset is the function to make communication resume, when communication stops by communication error.

To reset communication, turn the communication reset special relay OFF \rightarrow ON.

The special relay I/O address corresponding to the master's link number is as shown below:

Link No.	I/O address
1	V80
2	V81
3	V82
4	V83
5	V84
6	V85
7	V86
8	V87

Note 1: Communication reset is valid only at rise of the special relay.

- Note 2: Communication reset is valid only at communication error. At normality, Communication reset is invalid.
- Note 3: Communication reset in the state of Transmission error (E2) and Busoff (F1) is invalid. Please do communication reset after removing abnormality at transmission error. Please reenter the power supply in the master when Busoff is generated.

□ Communication reset by reset of CPU

The reset switch of the CPU resets the communication.


However, the communication is not reset as follows.

- There is no change in the link parameter
- It is not communication abnormal state (Be communicating normally)

Communication Reset Circuit Example

For 18 seconds after supplying power, communication recovery actions are carried out, so reset circuit is not necessary.

The figure below is a circuit example for communication recovery at communication error.



Note 1: The above shows a circuit example of Link No.=3.

Communication error special relay, communication reset differs with link number.

Note 2: When "CPU RUN Stop" is set at communication error, the above circuit does not become valid. The setting switch at the master station sets with RUN condition at communication error. As for details, refer to "9.3 (4) Set communication mode"

9.3.4. Unlinking Function

When the slave gets in communication error, the master stops communication to all the slaves and reports error.

The unlinking function is such that a specific slave is broken away (or reset) from the communication network.

This function makes it possible to separate the slave that is in the abnormal state from the communication network and continue communication for other normal slaves.

Communication to Unlinked Slave

(1) When the unlinked slave is normal:

The master sends I/O OFF data to the unlinking-designated slave. The master reads and disposes the received data from the slave, and works as if it was received I/O OFF data.

Even the output to the unlinked slave is turned ON, it sends OFF data on communication. The master carries out I/O data communication as usual with other slaves.

Even when the master is turned on or its communication is reset with a slave in unlinking status, OFF data is exchanged.

(2) When the unlinked slave gets in communication error:

The master continues communication recovery actions until the error of the slave is removed. When error is removed, and there is normal response, it starts exchanging OFF data. During this period, the master carries out I/O data communication as usual to other slaves.

To annunciate that the unlinking-designated slave has become abnormal in communication, the master generates error code D9 (Communication error) and abnormal slave number. Where the unlinking is designated for all slaves and all slaves get in communication errors, the master judges that not a single slave exists on the network, producing error code E2 (Transmission Error). At this time, in DLNK-M2, the unlinking function is valid, and it is invalid in DLNK-M/M-C.

(3) When unlinking designation is canceled:

In the case of (1) ------ I/O data of normal ON/OFF is exchanged.

In the case of (2) ------ It is regarded as communication error, and error is reported, and communication is stopped to all the slaves.

(4) Others

When the unlinking-undesignated slave gets in communication error, the master reports error and stops communication to all the slaves.

Designation of Unlinking Slave

To unlink a slave, set data in special registers S3*C to 3*F.

	MSB														LSB	
S3*C	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
S3*D	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
S3*E	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
S3*F	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48

Bit No. represents node address (station number).

Each bit = 1 : unlinking designation

Each bit = 0 : no unlinking designation


□ The asterisk portion of each special register is replaced by the link No.

Link No.	1	2	3	4	5	6	7	8
*	1	3	5	7	9	В	D	F

9.3.5. Communication Processing Time and Refresh Processing Time

Here are explanations on the communication processing time and the refresh processing time in the case of DeviceNet network configuration using a master and a slave unit manufactured by JTEKT CORPORATION.

[Conceptual diagram of communication processing and refresh processing]



(1)Theoretical value of communication processing time (ms)

Communication processing time : I/O data transmission processing time between master (master station) and slave (satellite station)

Communication processing time $(T_{DV}) = (T_{IN} + T_{OUT} + T_{MIX} + 2.2)$

- $T_{\text{IN}}~$: Communication processing time with IN slave
- $T_{\mbox{OUT}}$: Communication processing time with OUT slave
- $\label{eq:TMIX} T_{\text{MIX}}: \text{Communication processing time with IN/OUT mixture} \\ slave$

1) $T_{IN} = \Sigma [(0.102+0.008 \times S_{IN}) \times R_B + 0.09 \times R_R + 0.06] + 0.265 \times S_{C-IN} + 0.115 \times R_B + 0.06]$

- 2) $T_{OUT} = \Sigma [(0.102+0.008 \times S_{OUT}) \times R_B + 0.06 \times R_S + 0.09] + 0.3 \times S_{C-OUT}$
- 3) $T_{MIX} = \sum [(0.102+0.008 \times S_{MIX}) \times R_B + 0.06 \times R_S + 0.09 \times R_R] + 0.3 \times S_{C-MIX}$
 - SIN : Communication byte number of one IN slave
 - Sour : Communication byte number of one OUT slave
 - S_{MIX} : Communication byte number of one IN/OUT mixture slave
 - Sc-IN : Number of IN slave
 - $S_{\text{C-OUT}}\,$: Number of OUT slave
 - S_{C-MIX} : Number of IN/OUT mixture slave
 - R_B : 2(500Kbps), 4(250Kbps), 8(125Kbps)
 - R_R : S_{IN} / 7 (raising decimals to the nearest integer)
 - R_S : S_{OUT} / 7 (raising decimals to the nearest integer)
 - Note : Communication byte number and number of slave are values set in parameter.

(2)Theoretical value of refresh processing time (ms)

Refresh processing time : Time required to deliver I/O data between PLC(CPU) and master (master station)


Refresh processing time (T_R) = $0.028 \times$ [number of connected slaves]+ $0.024 \times$ [total communication byte number]+ 12.37

Note : Communication byte number and number of slave are values set in parameter.


9.3.6. Communication Data Response Time

Communication data response time is the time since the input data detected by slave is transmitted to DLNK-M and processed by PLC(CPU) until it is output by slave. IN communication data response, there are synchronous mode and asynchronous mode with sequence scan.

The timing chart of communication data response time at each mode is shown below.



(2)Synchronous mode



Maximum number of connected nodes in synchronous mode communication In synchronous mode communication, the maximum number of connected nodes is limited to the following irrespective of input / output type.

Communication speed	Maximum number of connected nodes
500kbps	9
250kbps	7
125kbps	6

9.3.7. Abnormality information of DLNK-M2

Detecting an abnormality in DLNK-M2, inform DLNK-M2 and CPU of the abnormality. DLNK-M2 indicates the abnormality with DE, NS(network Status) and MS(Module Status) lumps and a message display.

CPU indicates the abnormality with a special relay, a special register (a register for error

information output and a register for link error information output) and a message display.

The Communication State of DLNK-M2 can be checked with the special register.

(1) NS, MS, DE lumps

Each NS and Ms lamp has a green and a red color, and display these states by lighting, flashing, and putting out.

Lamp	Color	Define	Define state in	Content
name	00101	state	proposal	
	Green	0	Normal state	Normal state of a module
	Oreen	0	Not yet set up	In the process of reading set switch
	Red	0	Mortal failure	Hardware abnormality
MS	Reu	0	Light failure	Set switch failure and the like
				 No power supply of DLNK-M2
	-	\bullet	No power supply	 In the process of resetting
				 Waiting to be initially processed.
		0	Normal state	Normal state of a network
	Green	0	Not yet connected	The network is normal; communication is not yet
		٢	Not yet connected	established
			Mortal	 Detected abnormality unable to communicate
		0	communication abnormality	on the network.
NS	Red	0		 Duplicate node address
	T C C C C	,u	abriorrianty	Detect Busoff
		Ø	Communication	Communication abnormality of the child station of
			abnormality	the communication part.
	-		Abnormality of power	No power supply for communication
			supply of the network	
		0	Mortal failure	Hardware abnormality
			Mortal failure of the	 Hardware abnormality of the communication
			communication part	part
DE	Red	0	Communication	 Communication abnormality of a part of the
	T C C C		abnormality	slave station
			Parameter	Set parameter abnormality
			abnormality	
			Normal state	Normal state of module
		O : li	ighting [©] : flash	ning • : putting out

DE lamp displays these states by lighting, flashing, and putting out.

(note) When building DLNK-M2 into is unused, the MS lamp might red light or blink red,but it does not have the influence on other functions.

(2) Message display

DLNK-M2 indicates an abnormal code, a node address of a slave that caused abnormality, and the like on the message display besides MS, NS, DE.

- Normal state-----The node address of DLNK-M2 is displayed in the decimal system(00-63).
 Normally it is displayed in 00. It flashes before I/O is communicated and lights during communication.
- Abnormal state---Alternately display the abnormal code(hexadecimal system) with a node address of abnormality occurrence(decimal system).

9.3.8. Error information by CPU

(1) Special Relay

All station in communicating flag turn ON at normal, and other flags are turned ON at error.

Address	Contents	At normal	At error
VA0	Link No.1 All station in communicating		
VA4	Link No.2 All station in communicating		
VA8	Link No.3 All station in communicating		
VAC	Link No.4 All station in communicating Note) When the unlinking	-	0
VB0	Link No.5 All station in communicating function is set, it becomes 0.	1	0
VB4	Link No.6 All station in communicating		
VB8	Link No.7 All station in communicating		
VBC	Link No.8 All station in communicating		
VA1	Link No.1 Link parameter error		
VA5	Link No.2 Link parameter error		
VA9	Link No.3 Link parameter error		
VAD	Link No.4 Link parameter error	0	1
VB1	Link No.5 Link parameter error	0	T
VB5	Link No.6 Link parameter error		
VB9	Link No.7 Link parameter error		
VBD	Link No.8 Link parameter error		
VA2	Link No.1 Communication error		
VA6	Link No.2 Communication error		
VAA	Link No.3 Communication error		
VAE	Link No.4 Communication error	0	1
VB2	Link No.5 Communication error	Ū	T
VB6	Link No.6 Communication error		
VBA	Link No.7 Communication error		
VBE	Link No.8 Communication error		
VC4	Error with special module(Communication module failure)	0	1
	I/O configuration error		
VC8	(9 communication modules or more mounted)	0	1
	(Communication modules memory capacity over 61k bytes)		
	Special module allocated error		
VF2	(Rack No., Slot No., Link module name in link parameter different from	0	1
1	state of mounting.)		

(Note) The address of the special relays are the case of the PC2 compatible mode and the data memory separate mode (the PC3 mode).

(2) Special Register

DLNK-M2 stores the data of error condition and communication condition into the following address of PLC.

Address	Contents
S200 S24F	CPU error output register
S3#0 S3#1 S3#2 S3#3	Normal slave data area This displays the communication conditions (normal / error) of each slave.
S3#4 S3#5	The slave status area Indicating DLNK-S2 and network status.
S3#6 S3#B	CAN error data area Various CAN error counts are set.
S3#C S3#F	Connection office connection state
S3*0 S3*B	Link error output register
S3*C S3*D S3*E S3*F	Unlinking register

The **#** and ***** portion of the above address are determined by link No.

Link No.	1	2	3	4	5	6	7	8
#	0	2	4	6	8	Α	С	Е
*	1	3	5	7	9	В	D	F

(Note) Information stored in the register is not cleared after restoration from error.

Write "0000" on the register by I/O monitor or programmer to clear error information.


The address of the special relays are the case of the PC2 compatible mode and the data memory separate mode (the PC3 mode).

(3) Special Register for Error Information Output

When any error is detected, error code, error related information, and error detection time are stored in the special register for error information. This register is a 8-step shift register and can store up to 8 errors.

When error are detected more than 8 times, the oldest error information is lost.

Error information stored in the register can be read by the programmer, etc.



Error related data										
	Error	I/O monitor	Error contents		Relati					
	code	error message	Endroomento	1	2	3	4			
error	81	FUNC. I/O OVER 2	Communication module memory capacity over (over 61 kbytes)	-	-	-	-	VC8 ON		
Serious e	84	I/O MODULE ERROR 2	communication module failure	* Classifi cation	Rack No.	Slot No.	-	*2:CPU detection 1,3:Link detection		
0	88	FUNC. I/O OVER 1	9 communication modules or more packaged	-	-	-	I	VC8 ON		
n	85	LINK PARAM. ERROR	Link parameter error	Link No.	-	-	-			
Alarm	86	LINK ERROR	Communication error	Link No.	-	-	I			
	89	FUNC.I/O ALARM	Link parameter rack No. slot No. module name error	Rack No.	Slot No.	-	-	VF2 ON		

(Note) This differs from error code of DLNK-M2 (error code displayed on DLNK-M2)

(4) Link Error Data Output Special Register

At detection of error in DLNK-M2, error message is carried out to CPU, and the error code of DLNK-M2 is stored into the link error data output special register.

This register has an 8-step shift register structure, and can memorize up to 8 errors.

At errors over 8 errors, the first stored error data is deleted.

Link No.	Error display address		Address	MSB (Content LSB		
1	S310 ~ S31F		S3*0	Node Address(BCD)	Error Code(hex)		
2	S330 ~ S33F		S3*1	Input bytes(BCD)low	Output bytes(BCD)low		
3	S350 ~ S35F		S3*2	Setting input bytes(BCD)low	Setting output bytes(BCD)low		
4	S370 ~ S37F		S3*3	Input bytes(BCD)high	Output bytes(BCD)high		
5	S390 ~ S39F	\setminus	S3*4	Setting input bytes(BCD)high	Setting output bytes(BCD)high		
6	S3B0 ~ S3BF	\setminus	S3*5	Node Address + Error (Code stack1 NEW		
7	S3D0 ~ S3DF		S3*6	Node Address + Error (Code stack1 \Lambda		
8	S3F0 ~ S3FF		S3*7	Node Address + Error (Code stack1		
			S3*8	Node Address + Error Code stack1			
		\setminus	S3*9	Node Address + Error Code stack1			
		\setminus	S3*A	Node Address + Error Code stack1 🗸			
		\setminus	S3*B	Node Address + Error (Code stack1 OLD		

Register contents of link error data output special register

Note 1) * decides by link No ..

Link No.	1	2	3	4	5	6	7	8
*	1	3	5	7	9	В	D	F

Note 2) In case that "Number of real slave I/O bytes" is "Recognizes" in the link-parameters and error is "Collation error (bytes discrepancy)", the number of I/O bytes is setting in the S3*1 – S3*4.

- S3*1 : The number of I/O bytes of the real slave. (low byte)
- S3*3 : The number of I/O bytes of the real slave. (high byte)

S3*2 : The number of I/O bytes in the link parameters. (low byte)

S3*4 : The number of I/O bytes in the link parameters. (high byte)

In case that "Number of real slave I/O bytes" is "Not recognize" in the link-parameters or error is other errors, these are set 0000(h).

Error Code Details and DLNK-M2 Error Display

Special contents *Note 1		Error contents	PLC error code		MS display	NS display	DE display
S3*0	@@F9	RAM error	84	F9	Red O	\bullet	Ø
S3*0	@@F8	Non-volatile memory error	84	F8	Red O		0
S3*0	0011	No response in communication portion (at normal status)	84	-	-	-	0
S3*0	@@12	Communication no resume	84	-	-	-	0
S3*0	@@13	Communication no stop	84	-	-	-	0
S3*0	0014	No response in communication portion at power on or reset	84	-	-	-	0
S3*0	0015	No response in communication portion (after parameter transfer)	84	_	_	-	0
_	-	Other hardware error	84	-	_	-	0
S3*0	0021	Total number of bytes for input/output exceeding 256	85	-	-	-	0
S3*0	0022	Station with 0 byte present	85	-	-	-	0
S3*0	0023	Number of bytes for input/output per one slave exceeding 128	85	-	-	-	Ø
S3*0	0024	Input / output designation error	85	-	-	-	0
S3*0	0025	Range over	85	-	-	-	0
S3*0	0026	PLC input / output and range in duplication	85	-	•		0
S3*0	0027	Sub code error	85	-	•		
S3*0	0028	Setting error of "General-purpose status area"	85	-	-	-	0
S3*0	0029	Setting error of "Short-circuit state area"	85	-	-	-	0
S3*0	002A	Setting error of "Unconnected state area"	85	-	-	-	Ø
S3*0	@@F0	Node address duplication	85	F0	Green O	Red O	Ø
S3*0	@@F3	Switch setting error	85	F3	Red ©		0
S3*0	##D6	Collation error (Disagreement of the number of I/O bytes of A slave cannot be recognized.)	86	d6	Green _O	Red ©	Ø
S3*0	##D9	Transmission error	86	d9	Green O	Red ©	Ø
S3*0	@@E0	Transmission error (network power error) *Note 2	86	E0	Green O	•	0
S3*0	@@E2	Transmission error (sending timeout) *Note 2	86	E2	Green 🔿		0
S3*0	@@F1	Bus off detection	86	F1	Green 🔿	Red O	0

C : Lighting on

 \odot : Flickering \bullet : Lighting off

off - : Undetermined

Note 1)The portion * of address of error code storage special register is determined by link No.
--

Link No.	1	2	3	4	5	6	7	8
*	1	3	5	7	9	В	D	F

Content of S3*0 @@ : Master's node address

@@ is irregular for error code F3 (switch set error).

: Node address of abnormal slave

Note 2) When the error situation is released, "E0" and "E2" displays of DLNK error code become the exchange number blinking displays.

9.3.9. Communication Status

DLNK-M2 outputs the communication status in the special register.

(1) Normal Slave Data Area

Each bit of normal slave data area shows communication status of each slave.

The state flags of each slave are output to special register S3#0 - S3#3.

ſ	NSB							•								LS	В
S3#0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
S3#1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
S3#2	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	
S3#3	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	

Each bit No. represents node address.

1: Communication normal state

0: Communication error state (or node not to use)

(Either communications error or verification errors have occurred.)

 μ # part of the special register decides by link No.

Link No.	1	2	3	4	5	6	7	8
#	0	2	4	6	8	А	С	Е

Note 1) At the occurrence of sending timeout, network power error, all the bits of normal slave data area are set at OFF (0).


Note 2) Even when the slave is unlinking state, and the master are set up for


"Communication stop in communication error ", this flag functions.

(2) Master Status Area

The master status area shows master's node address, communication rate, error state, and state of network.

Each state flag is output to special register S3#4 and S3#5.





 μ # part of the special register decides by link No.

۰.									
	Link No.	1	2	3	4	5	6	7	8
	#	0	2	4	6	8	А	С	Е

- Contents of each state flag
- (1) Switch setting error
 - 1: Illegal, set state of communication rate (turning on both of SW1-5, 6)
 - 0: Normal, set state of communication rate
- (2) Non-volatile memory error
 - 1: Error occurred in non-volatile memory of a master.
 - 0: Normal
- (3) Node address duplication
 - 1: Master's node address overlaps with other nodes.
 - (A master detects it, when a master joins after other nodes in a network.)
 - 0: Normal
- (4) Bus off detection
 - 1: The network is in the state of cannot the use.
 - 0: The network is a normal condition.
- (5) Network errors
 - 1: There are no responses from all slaves. (The slave doesn't exist on the network at all or the network power supply is error.)
 - Note) When error is released, it becomes "0".
 - 0: Normal
- (6) Communications error
 - 1: There is no response from the slave.
 - 0: Normal

- (7) Verification errors(a: [Disagreement of the number of I/O bytes] or b:[A slave cannot be recognized.])
 - 1: a: [Disagreement of the number of I/O bytes]
 - The number of bytes of a slave and the number of bytes of a link parameter are not in agreement.

(Note) When "recognition of the number of slave I/O bytes" of a link parameter setup is set up for "not recognize" by DLNK-M2 or when a slave cannot be recognized, the number of I/O bytes of a slave becomes 0 byte.

- b: A slave cannot be recognized.
 - There is no response from a slave or A slave does not exist.
 - Note1) After the abnormalities (Error code: d9) in transmission occur, it detects "a slave cannot be recognized", also when it resets, while an unusual cause has not been canceled.
 - Note2) When a slave cannot be recognized, the number of I/O bytes of a slave becomes 0 byte.

0: Normal

- (8) Error occurring
 - 1: It becomes one at any error from (1) to (7) or (11),(12).
 - 0: Normal
- (9) I/O data communicating
 - 1: I/O data communication is operating.
 - 0: I/O data communication is stopped. (There is no response from all slaves by network errors or Bus off.)
 - Note) The state of this flag on generating transmission error (error code E2) maintains the state before error generating.
- (10) Under communication establishment
 - 1: During the communication preparation (While communication is established after a power supply ON.)
 - 0: Communication is established.
- (11) Hardware error
 - 1: Hardware error occurred in built-in DLNK-M2.
 - 0: Normal
- (12) Link parameter error
 - 1: Link parameter error occurred in master or CPU.
 - 0: Normal
- (13) Master's communication rate set value

These flags show the transmission rate set value of the master.

Please refer to "9.3 (4) Set communication mode" for setting of transmission rate.

Transmission rate is set in the SW2-1,2. (Refer to "9.3 (4) Set communication mode")

Transmission	S3#5						
rate	Bit7	Bit6					
125kbps	0	0					
250kbps	0	1					
500kbps	1	0					
illegal	1	1					

(14) Master's node address set value

These flags show node address set value of the master.

Please refer to "9.3 (5) Set communication mode" for set of the node address.

S3#5	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10
Weight	×32	×16	×8	×4	×2	×1

(3)CAN error data area

DLNK has the CAN protocol. In the CAN protocol, error which occuers at the CAN level (lowest layer) is observed and the restoration is operated automatically. The total number of error which occuers at the CAN level is set in the CAN error data area. The CAN error is divided into six kinds according to the content, and is set in the special register S3#6-3#B.

The CAN error is the standard of the stability of the communication line. The communication error does not necessarily occur, even if the CAN error occurs. It is possible that the communication error occurs when the CAN error occurs frequently.

Please confirm the following items when the CAN error occurs frequently, even when communication error does not occur.

- (1) The construction of the terminator and wiring, etc. is correct.
- (2) The communication cable and the equipment do not have noise.

(The communication line and the power line are separated.)

The content of CAN error data area

The data is set in the special register S3#6-3#B according to the error (six kinds).

Address	Error	Description
S3#6	Total number of stack error	Same bits were generated by 6 pieces or more consecutively.
S3#7	Total number of form error	The format of the fixed portion of the received frame was wrong.
S3#8	Total number of ACK error (Note 1)	There was no response from another node for the transmitted message.
S3#9	Total number of bit 1 error	The bit of a logical value "1" was sent, but the value was changed to "0"
S3#A	Total number of bit 0 error	The bit of a logical value "0" was sent, but the value was changed to "1"
S3#B	Total number of CRC error	The mistake was found in the CRC check sum of the received message.

part of Address decides by the link number.

Link number	1	2	3	4	5	6	7	8
#	0	2	4	6	8	А	С	Е

* CAN error is observed by 10ms. If CAN error occurs, 1 is added to the total number of error. So, all the CAN errors may not be counted.

* Error is counted to 65535(FFFFh). If the total number of error is 65535(FFFFh), The count is stopped.

* The total number is cleared by power off or CPU reset at the communication error. But it is not cleared by the communication reset.


(Note1) When the power supply is turned on, the ACK error might be counted.

* Saving circuit of the number of CAN errors

The total number of CAN errors (CAN error data area) is cleared by power off or CPU reset at the communication error. But it is not cleared by the communication reset. So, please design the following circuit to save the total number of CAN errors.

example)

The following circuit is saving the slave state, master status, number of CAN error and time of error occurrence




part of Address decides by the link number.

Link No.	1	2	3	4	5	6	7	8
#	0	2	4	6	8	Α	С	Е

Address of communication error flag decides by the link number

		-						
Link No.	1	2	3	4	5	6	7	8
Communication error flag	VA2	VA6	VAA	VAE	VB2	VB6	VBA	VBE

According to the above-mentioned circuit, the area from D0FF0 is as follows



(3)Connected slave setting area

It is an area where the connection of the slave set in the link parameter of the CPU is shown. The state flag of each slave is output to special register S3#C-3#F.

Each bit number shows the node address (exchange number).

	MSE	3														LSB
S3#C	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
S3#D	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
S3#E	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
S3#F	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48

Each bit = 1 : connect

Each bit = 0 : no connect

part of the special register decides by link No..

Link No.	1	2	3	4	5	6	7	8
#	0	2	4	6	8	А	С	Е

9.3.10. Link file

DLNK-M2 stores the communication of the slave in the link file.


The link file is the data stored in the link module. It is possible to read the data to the CPU with special module byte data reading fiat (SPR-FUN304).

(1)Whole map

Link file address	Content			
0000 - 003F	Slave status			
0040 - 00BF	Number of real slave I/O bytes			
00C0 - 00FF	Retry frequency of slave			
0100 - 0107	Communication cycle time			

(2)Slave status

The communication of each slave is stored in link file (0000-003Fh).



Transmission error flag

- 1 : There is no response from the slave.
- 0 : Normal

I/O size discrepancy (Collation error)

- 1 : Discrepancy between the communication byte number on parameter and the input/output byte number of slave on the communication line.
- 0 : Normal

I/O data communication in action

- 1 : I/O data communication is operating.
- 0 : I/O data communication stopped

An unused bit cannot be used because of the irregular data.


(3)Number of I/O bytes of real slaves

The number of I/O bytes of each slave connected on the communication line is stored in link file (0040-00BFh).

Link file address	Data	Data(hex)				
0040h	output bytes	node 00				
0041h	input bytes	node oo				
0042h	output bytes	node 01				
0043h	input bytes	node o i				
0044h	output bytes	nodo 02				
0045h	input bytes	node 02				
ς	ς	ς				
00BCh	output bytes	node 62				
00BDh	input bytes	node oz				
00BEh	output bytes	nodo 62				
00BFh	input bytes	node 63				

(4)Retry frequency of slave

The accumulation value of communication retry (communication the re-demand) frequency to each slaves is stored in link file (00C0-00FFh).



* The maximum of the count is 255 times (FFh). After that it does not count up.

* When power on or the CPU is reset, it is clear (00h). It is not cleared in communication reset.

* Communication retry

The master does the re-demand to the slave five times or less when there is no response from the slave while communicating. Master informs transmission error when there is no response from the slave for the fifth demand.

The accumulation value of the retry frequency becomes stability of the communication line and a standard responded of the slave.


(5) communication cycle time

Loading the various cycle times, these are stored in link file (0100-0107h).

Link file address	Data(hex)
0100h	communication cycle time : setting data(low)
0101h	communication cycle time : setting data(high)
0102h	communication cycle time : current data(low)
0103h	communication cycle time : current data(high)
0104h	communication cycle time : maximum data(low)
0105h	communication cycle time : maximum data(high)
0106h	communication cycle time : minimum data(low)
0107h	communication cycle time : minimum data(high)

(6)Loading of link file

The link file is read to the CPU with special module byte data reading fiat (SPR-FUN304).



1 : A link fiat available flag is a flag which shows the response of the link module to the link file loading demand of the CPU.


The address of the flag is decided by link No.								
Link No.	1	2	3	4	5	6	7	8
Flag address	V90	V92	V94	V96	V98	V9A	V9C	V9E

- 2: OP1 sets link No. and the number of loading total bytes from the link file.
- 3 : OP2 sets the top address of the loading link file.
- 4 : OP3 sets the top address forwarding of the loading link file ahead by indirect addressing.

(6-2)Attention of link file loading

- 1 : The link file is not load while RUN of the CPU is stopping.
- 2 : Execute the execution condition by the edge in two seconds or more.
- 3 : The number of loading bytes is 256 bytes or less (100h).
- 4 : Setting as follows, becomes applied fiat error 1(special relay V50:ON).
 - * Set link No. excluding 1-8.
 - * The link module does not exist in specified link No..
 - * The address of the register forwarding ahead is outside a regulated range.
- 5 : Setting as follows, becomes applied fiat error 2(special relay VC9:ON).
 - * Read link file address exceeds 19Fh.
 - * Number of total bytes of read link files exceeds 416 bytes.
 - * There is no response from the link module.

(6-3)Example of circuit to loading retry frequency



9.3.11. Error Contents and Supposed Causes

Special register contents	Error contents	Main supposed cause	Recovery method		
@@F9	RAM (memory) error	RAM check error during initial processing	When it dose not start by		
@@F8	Non-volatile memory error	Read / storage of config uration data impossible	supplying power once again, exchange PC3JG.		
0011	No response from communication portion (at normal condition)				
@@12	Communication no resume	Communication portion	When it dose not start by		
@@13	Communication no stop	hardware error			
0014	No response from communication portion at power supply or at reset	Error with communication circuit of DLNK	supplying power once again, exchange PC3JG.		
0015	No response from communication portion after parameter transfer				
0021	Total number of bytes exceeding 256				
0022	Station with 0 byte present				
0023	Total number of bytes of one slave exceeding 64				
0024	Input / output designation error				
0025	Range over	Link parameter error	Rewrite normal parameter,		
0026	PLC input / output and range in duplication	Error with CPU main body or memory	and reset or supply power once again.		
0027	Sub code error				
0028	Setting error of "General-purpose status area"				
0029	Setting error of "Short-circuit state area"				
002A	Setting error of "Unconnected state area"				
@@F0	Node address duplication	Duplication of DLNK node address with other node	Reset so that there should not be duplication of node address, and supply power once again.		
@@F3	Switch setting error	Setting error in the communication speed setting switch	Reset the correct communication speed, and supply power once again.		

@@ : Master's node address, ## : Node address of abnormal slave


Special				
register	Error contents	Main supposed cause	Recovery method	
<i>contents</i> ##D6	Collation error (Disagreement of the number of I/O bytes)	The number of bytes of a slave and the number of bytes of a link parameter are not in agreement. (Note) When "recognition of the number of slave I/O bytes" of a link parameter setup is set up for "not recognize" by DLNK-M2 or when a slave cannot be recognized, the number of I/O bytes of a slave becomes 0 byte.	Confirm the I/O byte number of the slave to be connected, and change link parameter. (*When the node address of the slave has been changed, turn on the slave once again and change the link parameter. When the slave has been removed, it is also necessary to change the link parameter.)	
	Collation error (A slave cannot be recognized.)	There is no response from a slave or A slave does not exist. (Note1) After the abnormalities (Error code: d9) in transmission occur, it detects "a slave cannot be recognized", also when it resets, while an unusual cause has not been canceled. (Note2) When a slave cannot be recognized, the number of I/O bytes of a slave becomes 0 byte.	 Please check the following item. Is the power supply supplied to the slave? The connector of a slave is connected correctly? Doesn't the node address overlap? Aren't there any abnormalities in a telecommunication cable? 	
##D9	Transmission error	Response timeout from slave	Check whether the slave connector is connected correctly or not. Check whether the power is supplied to the slave or not. Check the wiring portion to the connector for disconnection or short circuit in communication line. In the case of a slave by other manufacturers, refer to the instruction manual for the slave concerned.	
@@E0	Transmission error (network power error)	Communication power is not supplied to the communication connector.	Check whether the communication power supply unit works normally or not, and whether the voltage is within the rating or not. Check the power line for disconnection or short circuit.	
@@E2	Transmission error (sending timeout)	Sending has not completed owing to any of the following: (1) No slave (2) Communication speed in discrepancy (3) Failure with DLNK-M2 Trouble with communication environment	 Check the following and turn it on again. Whether the connector of DLNK is connected or not Whether power is supplied to the slave or not Whether the communication speed of master meets that of the slave Whether there is disconnection or short circuit in the connector concerned or not. In the case of recurrence, exchange module. 	

@@ : Master's node address, ## : Node address of abnormal slave

Special register contents	Error contents	Main supposed cause	Recovery method
@@F1	Busoff detection	Busoff condition (communication stop owing to data error) detected	 Check the following and turn it on again. Whether the communication speed of master meets that of the slave Whether the end terminal resistance (121Ω) is connected to each of the ends of network bus or not Whether all the slaves are set correctly or not Whether the communication cable is wired correctly or not Whether the power cable and power source are connected correctly or not Whether there is disconnection or short circuit in the wiring portion to the connector connected or not. In the case of recurrence, exchange module.


0 (): Master's node address, ## : Node address of abnormal slave

9.3.12. Error Check Flowchart of DLNK-M2




<Main, error list>

Error	When trial run is adjusted	Be in operation	Main presumption cause	Standard value
E0:Network power supply error	0	0	The power supply voltage is abnormal in the network.	11 - 25Vdc
E2:Sending error	0	Ο		Wiring the same as system chart. Agreement of transmission rate.
F9:Hard error	0	-	Abnormality occurred by the memory check in PC3JG.	Abnormality does not occur.
F1:BusOFF	0	-	Forwarding data layout is outside regulations (protocol abnormality).	Abnormality does not occur. (The protocol is CAN standard)
D9:Transmission error	0	-	Out of response time from slave	-
D6:Collation error	Ο	_	 a)."Disagreement of the number of I/O bytes" The number of bytes of a slave and the number of bytes of a link parameter are not in agreement. Note) When "recognition of the number of slave I/O bytes" of a link parameter setup is set up for "not recognize" by DLNK-M2 or when a slave cannot be recognized, the number of I/O bytes of a slave becomes 0 byte. b). "A slave cannot be recognized." There is no response from a slave or A slave does not exist. Note1) After the abnormalities (Error code: d9) in transmission occur, it detects "a slave cannot be recognized", also when it resets, while an unusual cause has not been canceled. Note2) When a slave cannot be recognized, the number of I/O bytes of a slave becomes 0 byte. 	-





To the next page





Note 1: At the event of serious failures, CPU memorizes up to 8 error codes.


Therefore, check whether there is other serious failure by I/O monitor or so. In the case of serious failure with DLNK-M2, error code 84 I/O MODULE ERROR 2 occurs.

















В

How to check the communication cable:

(1) Check the terminating resistor.

Confirm that there are both 121 Ω terminating resistors. It easy to check with the following method. Keep the communication wiring connected, turn off the power, and ensure that the resistance between CAN-H (white) and CAN-L (light blue) of the communication connector is 60.5 Ω (60.5 to 65.1 Ω [see Note 1]).

If there is only one terminating resistor, it is 121 Ω . If there are three terminating resistors, it is 40 Ω .

(2) Location of the terminating resistors

The line that has a terminating resistor at each of its ends is the main line. Branches are added to the main line. Please note that there are length restrictions for main line and branches.

Communication	Maximum network	Branch line	Total branch
speed	length	length	line extension
500kbps	100 m Max.	6 m Max.	39 m Max.
250kbps	250 m Max.	6 m Max.	78 m Max.
125kbps	500 m Max.	6 m Max.	156 m Max.

Check the wiring diagram included in the electric circuit diagram and the actual wiring.

(3) Check the terminal block for looseness.

Check for items such as pressure adhesion, unnecessary pieces of wire, foreign plastic chip entanglement, and pressure terminal size.

- (4) Check the connector for looseness.
- (5) Check the cable routing.


Verify whether the cable is subjected to forcible bending.


(Is it being stretched by the tie-wrap inside the bear? Is the junction connector inside the bellow?)


- (6) Confirm that there is no disconnection, short circuits, or incorrect wiring (reverse connection of CAN-H/-L, reverse connection of V+/V-).
- (Note 1) R: Terminating resistor
 - r: Cable resistance

0.1 Ω/m with standard cables

Assuming max. 100 m at 500 kbps, the overall resistance (max.) is:







(1) Select "Set of the link (2) DLNK-M2 is selected and	(3) Link area
parameter" from the "Details setup" button is	Confirm the each slave's setting,
parameter menu. seleçted.	do/do not, direction of forwarding
Link parameter setup Program No. P P1 C P2 C P3 Link parameter list Link No.(L) Rack No. Slot No. Link modul name 1 Built-in Standard Computer 3 5 5 7 8 8 1 Communication stop Communication stop Communication stop Communication stop Communication stop Communication stop Communication stop Communication stop Communication stop	(M ≥ S) and number of bytes.
OK Cancel Message response w	
Link parameter screen	us area : (4) P1 <u> </u>
Please refer to the instruction manual of PCwin for details.	DLNK-M2 screen

E
If communication errors may occur at different slaves on the line:
There is highly likely a short-circuited cable (in the case of a momentary short circuit).
Momentary short circuits occur during communications and related slaves are indicated as problem slaves.
To check for short circuits, disconnect the problem slaves and their wiring and specify "do not connect" with
the link parameters. This problem may also result from noise; check the number of CAN errors.
Procedure (F)

F)

How to check the number of CAN errors:

(1) Example of a measuring tool (ex. measure with the diagnostic tool described below)

Checks with DeviceNet Detective (Synergetic Microsystems, Inc.)

Connection to the DeviceNet line will enable measuring the number of CAN errors. (during communications only)

(2)Check on the DLNK master (S register monitor on the operation panel or the peripheral equipment)

The number of CAN errors from the POWER ON is stored in S306-S30B(in case of Link No. = 1). (They are cleared at the POWER OFF)

The address are determined by link No.

Address : S3#6 - S3#B

link No.	1	2	3	4	5	6	7	8
#	0	2	4	6	8	А	С	Е

If CAN errors are being counted, the communication cable and the devices may be subjected to noise.

please confirm that CAN-H, CAN-L, and additionally (DRAIN, V+, V-) are not short-circuited.

9.4. SN-I/F


If Rack No.: Built-in / Slot NO.: Standard is not made setting in the link parameters, SN-I/F is selected automatically.

Because fixed parameters are automatically set as for the data link area, they can not be changed.

In the case of PC2 compatible mode, it cannot be used as SN-I/F.

If TOYOPUC-PCS is connected, the terminator must be turned ON

If TOYOPUC-PCS is not connected, the terminator must be turned OFF



(1) PC link specification

Items	Specification
Data link	I/O : 32byte, register : 32byte
Transmission distance	Max 3 m (only inside of controller box)
Data type	Parity1 bit (even parity) Data length8 bit
Synchronous system	Stop bit1 bit Start-stop synchronous
Transmission system	Semi-dual system (2-wire type)
Communication speed	288kbps
Cable	Shielded twist bare cable

(2) Data link areas

When PC3JG does not communicate with TOYOPUC-PCS (S130 bit 0 is OFF), The input data is all OFF.

Items		link area	note
I/O	input	EVE00-EVEFF	32 byte (256 points)
	output	EVF00-EVFFF	32 byte (256 points)
register	input	S140-S14F	32 byte
	output	S150-S15F	32 byte

(3) Special registers

The communication state with TOYOPUC-PCS and The run state of TOYOPUC-PCS can be confirmed with S130 (communication status).

registers	contents
S130	Communication status information bit0:communicating bit1:RUN signal bit2:ERR0 signal bit3:ERR1 signal bit4:ALM signal bit8:link command usable bit9:link command error
S131	Flaming error counter
S132	Parity error counter
S133	Over run error counter

9.5. Set built-in link parameter

Total two ports are equipped as standard; one is port for CMP link (computer link) or PC link or SN-I/F, the other port for DLNK-M2.

Rack No. and slot No. when setting the link parameter set CMP link(computer link) or PC link as a rack No. built-in and slot No. standard; DLNK-M2 as a rack No. and slot No.0. When you use it as SN-I/F, please give rack number and slot number as un-setting up. It operates as CMP for PC2 interchangeable mode. Link No. can freely be changed. However, please do not set the same link parameter to each link No.

Set I/O module of rack No.0 and slot No.0

Link	Link No.	rack No.	Slot No.	Module name
CMP PC	Given	Built-in (F)	Standard (0)	Computer link PC link
DLNK	Given	0	0	DLNK-M2

(Note1) If built-in lack No., standard slot No. is not made setting, SN-I/F is selected. In the case of PC2 compatible mode, it can be used as computer link.

(Note2) Even when not using built-in DLNK-M2, a link module needs to be set up.

It is necessary to choose [Do not] to slave in a detailed setup of a link parameter.

Link param	o. <u>OP2 (</u> eter list —	<u>рз</u>			×
2 3 4 5	Rack No. Built-in 0 		Link module n Computer link DLNK-M2	lame	Link setup(<u>S</u>) Detail(<u>D</u>)
6 7 8		-	K Car	ncel	All clear(©)

9.5.1. Set the rack, slot and link module.

Click the link module and select a module name from a table after inputting the rack No. and slot No.

F	ogram1 Link <1>
	Rack No.(R) Slot No.(S) Built-in Standard
	Computer link
	Clear(C) OK Cancel

9.5.2. Computer Link

Set the computer link

When setting a built-in computer link of PC3JG, it is necessary to set the rack No. "built-in" and slot No. "standard".

Link paramete	r setup					×
	O P2 (C P3				
Link param		Slot No.	Link	module name		
2 3 4 5 6 7 8	Built-in 0 - - - - -	Standar 0 - - - - - - -	rd Compu DLNK-	uter link -M2	Link setup(S) Detail(<u>D</u>) All clear(<u>C</u>)	
			ОК	Cancel]	

Select the computer link and click a detailed setting.

Computer link P1 L1 RBuilt-in SStandard	×
Station No.(<u>K)</u> (Octal:0 to 37)	
C 8bits 7bits	
Stop bits C 1bit © 2bits	
Bits per second : 300bps	
2-wire/4-wire	
OK Cancel	

Operating procedure

- 1. Set the station No.
- 2. Set the data length.
- 3. Set the stop bit.
- 4. Set the baud rate.

Click $\hfill \hfill \$

- 5. Set the 2-wire/4-wire system. Select 2-wire.
- 6. When the setting is completed, click [OK].

9.5.3. PC Link

When setting a built-in computer link of PC3JG, it is necessary to set the rack No. "built-in" and slot No. "standard".

(1) Set up the master station of PC link

Select PC link (master).

Link param	eter setup					ļ	×
	C P2	O P3					
Link par	ameter list —						1
Link No.	(L) Rack No.	Slot No.	Link	module name			
1	Built-ir 0	n Standa D	rd PC link DLNK-	- master, PC1- M2	1/F output	Link setup(<u>S</u>)	
3	-	-	DENK	112		LINK setup(<u>5</u> /	
4 5 6	-	-			(Detail(<u>D</u>)	D
6	-	-					
7	-	-				All clear(<u>C</u>)	
1							
			ОК	Cancel			

Select PC link (master) and click a detailed setting.

Link module	×
*** Select module ***	
PC1-I/F output (2)	Cancel

Click a PC link (master).

PC link (master) P1 L1 RBuilt-ir	n SStandard	×
Link area	Connected slaves	
- ****		ОК
Number of transferred bytes —		Cancel
M->S1 00 M->S4 00	M->S7 00 M->S10 00 M->S13 00	
S1->M 00 S4->M 00	S7->M 00 S10->M 00 S13->M 00	
M->S2 00 M->S5 00	M->S8 00 M->S11 00 M->S14 00	
S2->M 00 S5->M 00	S8->M 00 S11->M 00 S14->M 00 Total	
M->S3 00 M->s6 00	M->S9 00 M->S12 00 M->S15 00 0 × 8 =	
S3->M 00 S6->M 00	S9->M 00 S12->M 00 S15->M 00 points	SoftSW(S)

Operating procedure

1. Set the head address of a link area.

L00L - L7FH
M00L - M7FH
X/Y04L - X/Y7FH
EL000L - EL1FFH
EM000L - EM1FFH GM000L – GMFFFH
EX/Y000L - EX/Y7FH GX/Y000L – GX/YFFFH

Note) Take care not to overlap I/O that is used in PC3JG when using X and Y areas.

2. Set up the connective slave stations.

Select the slave station to connect and click the set the slave station.

3. Set up the number of transmission bytes.

The sum total of the number of transmission is to 64 bytes.

- 4. [Software SW] is clicked and a soft switch is set up.
- 5. If a setup is completed, please click [O.K.].

Setting of soft switch

The following switches need to be set up for built-in PC link.

SoftSW	×
Transmission data in CPU halt • OFF data • O Data before halt	
CPU operation in communication error	
○ Halt	
Communication error in connection sequence – • Treat as error • © Repeat	
Baud rate(<u>B</u>) 19200bps 💽	
© 2-wire © 4-wire	
OK Cancel	

Operating procedure

- 1. Select the state of transmitting data at CPU stop.
- transmitting data when CPU stop

OFF DATA

Off DATA is transmitted at the time of CPU stop.

DATA BEFORE A STOP

Data before a stop is transmitted at the time of CPU stop.

- 2. Select state of CPU RUN at the time of the communication error.
- CPU operation at the communication error.

STOP

CPU is stopped at the time of the communication error.

RUN Continuation

CPU RUN is continued at the time of the communication error.

The special relay for communication error is turned ON.

- 3. Select the baud rate of communication.
 - Baud rate of communication

Select the baud rate of communication.

- 57600 bps
- 19200 bps
- X3 (triple) speed

Attention

Communicating with NC machine which corresponded to X3 (triple) speed, if a setup of baud rate is set to 57600bps, the check of communication error may not be made.

4. If a setup is completed, please click [O.K.].

(2) Set up the slave station of PC link

Select PC link (slave).

Lin	k parameter	setup							x
	Program No P1 () P2 (D P3						
	Link parame								1
	Link No.(<u>L</u>)		Slot No.			module name			
	1	Built-in	Standa N	rd	PC link DLNK-	slave, PC1-D	'F input		
	3	-	-		DUNK-	1912		Link setup(<u>S</u>)	
	45	-	-				(Detail(D)	\mathbf{b}
	6	-	_						
		-	_					All clear(<u>C</u>)	
	, •								
				ОК		Cancel			

Select PC link (slave) and click a detailed setting.

Link module	×
*** Select module ***	
PC1-I/F(input)(2) Cance	

Click a PC link (slave).

Refer to the setup of PC link master station for the following setup.

9.5.4. DLNK-M2

When setting a built-in DLNK of PC3JG, it is necessary to set the rack No. "0" and slot No. "0".

9.5.4.1. I/O Module Parameter Setting

"I/O Module" is chosen at a parameter menu and the following screen is displayed.

	I/O module setup		×
(1)		0304050607 0B0C0D0E ts Module Name	Setup(S) (2) Current value(C)
		Not implemented	
	0 00 2 00 3 00 4 00 5 00 6 00 7 00	Not implemented Not implemented Not implemented Not implemented Not implemented Not implemented Not implemented	
		OK Cancel	
· · /		in which the module is mounte ne following screen is displaye	
	I/O module setup		×

		l points(P) 00 Decimal n code(C) 88 Hexadecima	OK Cancel	(5)
(3) —	Module identification (Q)Input (W)Output (E)I/O (R)Special/Communication (T)Not Impremented	Module SUB-CPU ME-NET Hight speed remote 1/0, DLINK-N S-LINK(64) S-LINK AFTVI-C	M, DLNK-S2, AS-i, DLINK-M2	(4)

- (3) [Special/Communication] is chosen in Module identification.
- (4) [High speed remote I/O, DLNK-M, DLNK-S2, AS-i, DLNK-M2] are chosen in Module Name.
- (5) By clicking [OK], the following screen is displayed and Allocated Points and Module Name are set up.

I/O modu	le setu	ip							×
	01				0 <u>5</u> 0 <u>D</u>		ΟZ	Setup(<u>S</u>) Current	
Slot No.(Z)) Alloca Ü				dule Nai d remot		LINK-M,	DLNK-S2, AS-i, DLINK-M2	
1 2 3	0 0 0	Ō	No No	t impler t impler t impler	nented nented				
4 5 6	0 0 0	0	No	t impler t impler t impler	nented				
7	0	0		t inn plen OK		(Cancel		

(6) [OK] is clicked after completing the setup.

9.5.4.2. Link Parameter Setting


"Link parameter" is chosen at a parameter menu and the following screen is displayed.

	Link paran	neter set	:up		×	
	· ·	O P2	O P3			
(1)	Link para	imeter list-				
	Link	Rack	Slot No.	Link module		
	1					(0)
	2		•		Link setup(S)	—(2)
	4	-			Dista ((D))	
	4 5 6	-			Detail(D)	
	5				All clear(C)	
	8	-	-			
			0	K Cancel		

[Setting Link module name]

(1) Program No. and Link No. are chosen.

(2) [Link setup] is clicked and the following screen is displayed.



(3) Rack No. in which the module is mounted is chosen.

✓ in Rack No. column is clicked and rack No. (0 - E) is chosen.

(4) Slot No. in which the module is mounted is chosen.

in Slot No. column is clicked and Slot No. (0 - 7) is chosen.

(5) Setting Link module name

in Link module name column is clicked and Link module name is chosen. Here, the example which chose [DLNK-M2] is shown.

(6) By clicking [OK], the following screen is displayed and Link module name is set up.

Li	nk para	meter sel	tup		×	
	Program Program	n No C P2	O P3			
[-Link pa	rameter list-				
	Link	Rack	Slot No.	Link module		
	1	0	0	DLNK-M2		
	2	-			Link setup(S)	
	3 4 5 6 7	-			Detail(D)	_(7)
	6					
	8	-			All clear(C)	
	<u> </u>					
			0	K Cancel		

(7) By clicking [Detail], the following screen is displayed.

[Setting detailed setup] Setting the detailed parameter of DLNK-M2

	DLNK-M2 P1 L2 R0 S0	
(1)—	→ Link area(L) X20L - X24H	
(2)—	Slave setup list	(9)
()	Slave No. Link Dir bytes Dir bytes Diagnosis Connection Path	l`´
	00 Do not M<-S	
	02 Do M<-S 02 S<-M 00 Disable Disable 03 Do M<-S 02 S<-M 02 Enable Disable	
	04 Do M<-S 01 S<-M 00 Disable Disable	
	05 Do M->S 01 S->M 00 Disable Disable	
	Slave setup(<u>E</u>) Total transferred bytes : 010 * 8 = 0080 points	
	Communication stop in communication error Number of real slave I/O bytes	
(3) —	 Stop Not Stop Recognizes Not Recognize (4) 	
(5)		
(6)—	Message response watch time : (T) 20 0.1 seconds (1-655 : Decimal)	
(7)—	Extended setting (7)-1	
	General-purpose status area : (H) P1 P1 D0000L - D003FH	
	Short-circuit state area : 🕥 🛛 🔽 D0040L 🛛 – D007FH	
	Unconnected state area : (N) P1 V D0080L - D00BFH	
	Unconnected detecting effective I/O address list	
(8)—	Slave No. 01	
	Disable	

(1) [Link area]

The top address of the communication area is set up. The last address is automatically set up by the sum total of transmission bytes of slaves.

The area which can be used as I/O communication is as follows.

Input / Output relay: X•Y000-X•Y7FF,EX•EY000-EX•EY 7FF,GX•GY000-GX•GYFFFF Link relay: L000-L7FF,EL000-EL1FFF

Internal relay: M000-M7FF,EM000-EM1FFF,GM000-GMFFFF

Note 1: GX•GY and GM area can be used in the PC3JG separate mode.

- Note 2: When using X•Y area for the communication area, don't overlap I/O address used by CPU.
- (2) [Slave setup list]

Slave No. at Slave setup list is clicked, [Slave setup] is clicked, and detailed parameter of Slave is set up. Please refer to "Setting detailed parameter of Slave " for details.

(3) [Communication stop in communication error]

Communication is set up for "stop" or "not stop" in communication error.

When it sets up for "not stop", the master does not report errors to CPU in communication error, but the master continues the communication with normal slaves. The master resumes the communication with the slaves automatically, when error slaves return normally.

(4) [Number of real slave I/O bytes]

•The number of I/O bytes of each slave connected on the network is set up for "Recognizes" or "Not recognize".

•When it sets up for "Recognizes", the number of real slave I/O bytes is set to the link error data output special register at the time of the I/O size mismatch (error code: d6) generating. When it sets up for "Not recognize", it is not set (00h is set).

•When it sets up for "Recognizes", the time of the processing which the number of I/O bytes recognizes is added to initial processing time until supplying power or reset/start to the establishment of communication for about 10 seconds. Therefore, we recommend you to set up for "Recognizes" during network configuration and to set up after the completion of configuration for "Not recognize".

(5) [Message issue retry count]

DLNK-M2 issues Explicit messaging to a slave at the time of collecting diagnosis data on DRMT series or at the time of MSET command execution. The number of times of message retrying after failing in the receipt of the response data from a slave is set up as [Message issue retry count]. Usually, default 0 is set up. Setting range: 0 to 15 (Decimal)

(6) [Message response watch time]

The waiting time of the response data from the slave to explicit messaging by DLNK-M2 is set up. Usually, default 20 (2 seconds) is set up. Setting range: 1 to 655 (Decimals)

(7) [Extended setting]

When a slave is DRMT series, the area that stores diagnosis data (General-purpose status, Short-circuit state, Unconnected state) in CPU is set up.

Refer to "9.5.4.3 Collection of Diagnosis Data" for the details of diagnosis data.

1. "P1", "P2", "P3", "Ext." selection

Either program No. (P1-P3) or Extended I/O Address is chosen.

2. Setting top address

The top address of the storing area is set up.

The last address is set up automatically (The capacity of each diagnosis data is fixed to 128 bytes.)


Useful I/O Address: Area other than "B" and "EB"

(8) [Unconnected detecting effective I/O address list]

The I/O address that set "Enable" to Unconnected detecting is displayed about a slave clicked in [Slave setup list].

(9) [OK] is clicked after completing the setup.

[Setting the detailed parameter of slaves]



(1) [Slave connection setup]

"Do" is set up in the case that connects a slave to the network.

"Do not" is set up in the case that does not connect a slave to the network.

 (2) [Transferred bytes setup] M: Master, S: Slave, ←: Transmission Direction The number of slave I/O bytes is set up with decimal.

The number of input bytes is set to [M \leftarrow Bytes transferred to slave], the number of output bytes is set to [S \leftarrow Bytes transferred to master].

I/O address of the upper row in [Transferred bytes setup] is previously allocated, I/O address of the lower is allocated in the following order.

In the order of I/O address of the previous setting example, input is previous and output is following. The transmission direction changes by click of [Transmission Direction].

Range of the number of transferred bytes per one slave: Input 0-128 and output 0-128 The sum total of the number of transferred bytes: Less than 256 bytes.

(3) [Connection path setup]

Connection path is a parameter for choosing I/O data type within a slave.

Refer to a "Device Profile" or "EDS file" of each slave maker for the setting value of Connection path.

(3)-1 Connection type selection

- Any one of "No set", "Poll", and "Bit-Strobe" is chosen. Both "Poll" and "Bit-Strobe" cannot be chosen.
- When "No set" is chosen, default value is specified to be I/O data type of a slave.

(3)-2 IN/OUT Connection Path setup

- When a connection type is chosen as "Poll", "IN connection path" and "OUT connection path" is set up.
- When a connection type is chosen as "Bit-Strobe", only "IN connection path" is set up (The setting part of OUT connection path is masked.).
- Data (Hex) is inputted into the 2nd byte, the 4th byte, and the 6th byte from the head of a connection path (6 byte data). The setting range of each data is 00-FFh.
- When "Poll" is chosen and it sets a path to either "IN connection path" or "OUT connection path", all (the 2nd byte, the 4th byte, and the 6th byte) the connection paths of another side set up "00."

[Restriction matter]

- The number of the maximum slaves that can set up a connection path is ten sets.
- When a setup of "Number of real slave I/O bytes" is "Recognizes ", a connection path is set up after recognition processing of I/O bytes.

(4) [Extended setting]

Slave conr © Do		o not							Cancel
Transferr					_				
		nsferred t			0-1		Transm Directio	ission n(<u>D</u>)	
		nsferred t			0-1				
(Transfer	red byte	s must 12	os bytes i	maximum	of each	1/0.7			
Connectio		etup —							_
No 3 O Poll		OL	IT Come	ction Pat	h:				
C Bit-		I	N Connep	tion Path	r 🔽				
Extended	setting isis func	tion							
	-		C Disa	ble					
Diagno	isis func I Enab	le							
Diagno	isis func I Enab		inable/Di	sable	₩ 05	☑ 06	07	00-07 ON	υ
Uncon	isis func	ile stecting E IV 02	inable/Di	sable IV 04	05 되 00 되 00 되	06 V	₽ 07 ₽ 0F	00-07 ON 08-0F ON	
Unconr	nected di	etecting E I 02 I 0A	inable/Di 03 V 08	sable IV 04 IV 0C					2
Unconr Unconr Unconr Unconr Unconr	nected de rected de	le stecting E 로 02 로 0A 로 12	inable/Di 03 V 08	sable 04 00 00 14	₩ 0D	₽ 0E	₽ OF	08-0F ON	2
Uncom Uncom Uncon Uncon Uncon	nected de C Enab nected de C 01 C 09 C 11	le stecting E 로 02 로 0A 로 12	inable/Di 03 08 13	sable 04 00 00 14	₩ 0D	₩ 0E	I▼ 0F I▼ 17	08-0F ON 10-17 ON	@
Unconr ↓ Unconr ↓ 00 ↓ 00 ↓ 10 ↓ 18	isis func (* Enab inected de IF 01 IF 09 IF 11 IF 19	etecting E 02 04 04 12 12 14	inable/Di 03 0 08 13 18 18	sable 04 00 14 10 10	 ☑ 0D ☑ 15 ☑ 1D ☑ 25 	マ OE マ 16 マ 1E	₽ 0F ₽ 17 ₽ 1F	08-0F ON 10-17 ON 18-1F ON	9 9 9
Diagno Uncom 00 00 00 00 00 00 00 00 00 00 00 00 00	isis func ⓒ Enab mected de ☞ 09 ☞ 11 ☞ 19 ☞ 21 ☞ 29	etecting E 02 04 12 12 14 12 22 24	inable/Di 03 08 13 13 18 23 28	sable 04 00 14 14 24 20	 ☑ 00 ☑ 15 ☑ 10 ☑ 25 ☑ 20 	 ✓ 0E ✓ 16 ✓ 1E ✓ 26 ✓ 2E 	♥ 0F ♥ 17 ♥ 1F ♥ 27 ♥ 2F	08-0F ON 10-17 ON 18-1F ON 20-27 ON	6 6 6
Diagno Uncom 00 00 00 00 00 00 00 00 00 00 00 00 00	isis func ← Enab mected di ↓ 01 ↓ 01 ↓ 01 ↓ 01 ↓ 11 ↓ 19 ↓ 21	etecting E 02 04 04 12 14 14 22	inable/Di 03 08 13 13 18 18 23 28 33	sable 04 00 14 10 10 24	 ▶ 00 ▶ 15 ▶ 10 ▶ 25 ▶ 20 ▶ 35 	 ✓ 0E ✓ 16 ✓ 1E ✓ 26 ✓ 2E ✓ 36 	♥ 0F ♥ 17 ♥ 1F ♥ 27	08-0F ON 10-17 ON 18-1F ON 20-27 ON 28-2F ON	0 0 0 0

In case that the correspondent slave is DRMT series, please set the following.

(4)-1. Diagnosis function

In case that the diagnosis function of DRMT series is used, [Enable] is set. In case that the diagnosis function of DRMT series is not used, [Disable] is set.

Refer to "9.5.4.3 Collection of Diagnosis Data" for the details of diagnosis data.

(4)-2. [Unconnected detecting Enable/Disable]

[Enable] or [Disable] for the function of detecting disconnection is set to each point. Check ☑ is [Enable] and no check □ is [Disable].

00 - 3F are I/O address.

(Note) Data of "Detection of disconnection Enable/Disable" is written into the slave by initial processing of the master when diagnosis function "Enable". This data is maintained even if the slave's power supply is turned on again.

(5) [OK] is clicked after completing the setup.


9.5.4.3. COLLECTION OF DIAGNOSIS DATA

In DRMT series, there are diagnosis data as 'general-purpose status', 'short circuit data', 'disconnection data', and 'validity/invalidity of the disconnection detecting function' besides the I/O data.

DLNK-M2 saves/loads these diagnosis data by I/O communication and explicit message which conform to the DeviceNet^{TM.} I/O communication is that I/O is always refreshed and explicit message communication is that the command is issued only when it is necessary and the response data is received.

These diagnosis data is allocated to I/O in CPU by the link parameter.

I/O data / diagnosis data flow



<u>I/O allocation by the link parameter of DLNK-M2</u> (Refer to "9.5.4.3.1 Collection of diagnosis data by link parameter" about details)

- 1. I/O data: the top address is set to 'link area'.
- 2. General-purpose status and error record reset / arbitrary reading switch: the top address is set to 'General-purpose status area' in the extended setting.
- 3. Validity/invalidity of the disconnection detecting function: 'validity/invalidity of the disconnection detecting function' is set for the I/O address of the each slave. This data is kept during turning off the slave's power supply.
- 4. Short-circuit data: the top address is set to 'Short-circuit state area' in the extended setting.
- 5. Disconnection data: the top address is set to 'Unconnected state area' in the extended setting.
- (Note 1) In general-purpose status, error record reset / arbitrary reading switch, validity/invalidity of the disconnection detecting function, short-circuit data and disconnection data, the target slave is DRMT series and these are effective when set by the link parameter, diagnosis function "Enable".
- (Note 2) If the diagnosis functions of all slaves are 'Disable', 'General-purpose status area' of the node 00-63 must be set to the unused area because these are always refreshed. If the diagnosis function will not be used in the future, please use the link parameter of "DLNK-M".

9.5.4.3.1. Collection of Diagnosis Data by Link Parameter

I/O allocation to CPU for 'general-purpose status', 'short-circuit data' and 'disconnection data', and the setting of 'validity/invalidity of the disconnection detecting function' are set to the link parameter of DLNK-M2 with PCwin(Ver5.1 or later).

Please refer to "9.5.4 DLNK-M2" for the method of setting the link parameter.

Connected state area: (N) Extended state	CWIN X	I/O allocation to CPU for 'general status', 'short-circuit data' and 'disconnection data' are set. Select the program No.(P1-P3)/the extended area, and set the top address.
Slave connection setup Ca Image: Construction Setup Ca Transferred bytes setup M (C- Bytes transferred to slave(M) (2 00-128) S (C- Bytes transferred to master(S) (2 00-128)	X IK ncel	
Connection path setup No Set OUT Connection Path : IN Connection Path :		the diagnosis function is used for a DRMT series, 'Enable' is set.
Diagnosis function C Disable Unconnected detecting Enable/Disable Unconnected detecting Enable/Disable 00 00 01 02 03 04 05 06 07 00-07 0N(1) V 08 V 09 V 0A V 0B V 0D V 0E V 0F 0E-0F 0N(2) V 10 V 11 V 12 V 13 V 14 V 15 V 16 V 17 10-17 0N(2) V 18 V 19 V 1A V 15 V 16 V 17 10-17 0N(2) V 18 V 19 V 1A V 18 V 10 V 1E V 1F 18-1F 0N(4) 20 21 22 23 24 25 26 27 20-27 0N(5)		'validity/invalidity of the disconnection detecting function' are set. '⊡' is checked to the I/O address '⊡' : validity, '⊡' : invalidity

The link parameter setting screen of DLNK-M2 with PCwin

9.5.4.3.2. General-purpose Status

If the general-purpose status is allocated to CPU by the link parameter, 'general-purpose status' is allocated to the top address to set [+00L] – [+1FH], and 'error record reset / arbitrary reading switch' is allocated to [+20L] – [+3FH] in CPU. (Refer to "9.5.4.3.3 Error Record Reset / Arbitrary Reading Switch" about details)

The general-purpose status and the error record reset / arbitrary reading switches are allocated in 1byte per 1node.

(Note) Even if the diagnosis functions of all slaves are set to 'Disable' in the link parameter of DLNK-M2, the general-purpose status and the error record reset / arbitrary reading switch of the node 00-63 are allocated.

Allocation of the general-purpose status and error record reset / arbitrary reading switch

relative byte address	data]
+00L	node 00 : general-purpose status	
+00H	node 01 : general-purpose status	
		General-purpose status area
+1FL	node 62 : general-purpose status	
+1FH	node 63 : general-purpose status	
+20L	node 00 : error record reset /	T
	arbitrary reading switch	
+20H	node 01 : error record reset /	
	arbitrary reading switch	
		Error record reset / arbitrary reading switch
+3FL	node 62 : error record reset /	
	arbitrary reading switch	
+3FH	node 63 : error record reset /	
	arbitrary reading switch	

The format of general-purpose status is the following.

General-purpose status format

bit	content	
0	Voltage flag of I/O power supply to I/O terminal block1(terminal with I/O address 0- 0 : I/O power ON , 1 : I/O power OFF	-F)
1	Voltage flag of I/O power supply to I/O terminal block2(terminal with I/O address 10 0 : I/O power ON , 1 : I/O power OFF	0-1F)
2	Reserved	
3	Reserved	
4	In case of the input unit detection flag of disconnection 0 : normal (all sensor connection) 1 : disconnection (nothing less than a disconnected sensor is detected) In case of the output unit detection flag of disconnection 0 : normal (all load connection) 1 : disconnection (nothing less than a disconnected external load is detected)	Please refer to the operation manual of the DRMT series ("2.5.2 Detection timing of disconnection") for the state of the flag.
5	In case of the input unit only detection flag of short-circuit 0 : normal (all sensor are normal) 1 : short-circuit (nothing less than a sensor power supply is short-circuited)	In error : 1 (keep for minimum 1s) After releasing : 0
6	Response of setting 'invalidity' of the general-purpose status 0 : error response , 1 : normal response	Slave's response for Explicit
7	Response of setting the validity/invalidity of the disconnection detecting function 0 : error response , 1 : normal response	message which master issues at initialization

9.5.4.3.3. Error Record Reset / Arbitrary Reading Switch Format

In DRMT series, after detecting 'short-circuit' and 'disconnection', if the factor is removed, I/O control is returned automatically but the short-circuit data and the disconnection data are kept and I/O LED is maintained in the red flicker.

Setting various bits of the error record reset switch can reset these kept data.

The error record and the error are loaded to the diagnosis data map (Refer to "9.5.4.3.4 Diagnosis Data Map" about details) by setting various bits of the arbitrary reading switch.

Format of error record reset / arbitrary reading switch

bit	content	
0	short-circuit error record reset for input unit (1 : reset)	Error record reset switch
1	disconnection error record reset for input unit (1 : reset)	(Note) It is validity only the
2	set 0	rise differentiation
3	disconnection error record reset for output unit (1 : reset)	
4	short-circuit reading arbitrarily for input unit (1 : loading)	
5	disconnection reading arbitrarily for input unit (1 : loading)	Arbitrary reading switch (Note) It is validity only the
6	set 0	rise differentiation
7	disconnection reading arbitrarily for output unit (1 : loading)	

9.5.4.3.4. Diagnosis Data Map

In DRMT series, when detecting 'short-circuit' and 'disconnection', the master (DLNK-M2) saves the diagnosis data in the short-circuit data area or the disconnection data area automatically.

Please refer to '(1) Format of short-circuit data area' about the data from the top address [+00L] to [+3FH] in the short-circuit data area that is set in the link parameter.

Please refer to '(2) Format of disconnection data area' about the data from the top address

[+00L] to [+3FH] in the disconnection data area that is set in the link parameter.

Common explanation of 'Short-circuit data area' and 'disconnection data area'

1) The error record data and the error current data are saved at the same time

2) This area is a shift structure of four steps, and information 0 is latest data and data shifts in order of information 1 -> information 2 -> information 3 and information 3 disappears.

3) Get/Set flag (Only information 0)

When the master (DLNK-M2) saves the error record data and the error current data, bit 0 of the Get/Set flag is set.

Bit 0 of the Get/Set flag is observed, and when the bit is set, the error record data and the error current data are taken out and clear the bit. (Clear the bit at initialization)

(Note) If the diagnosis function is set to 'validity' for as much as 1 slave, the data of the short-circuit data area and the disconnection data area is allocated to CPU

(1) Format of short-circuit data area

Data	Relative address	Content	Description								
	+00L	Get/Set flag	Bit0=0 : Get, Bit0=1 : Set, Bit1 – 7=0								
	+00H	(Reserved)	00h								
	+01L	Node address (Hex)	00h – 3Fh (0 – 63)								
	+01H	(Reserved)	00h								
	+02L	Response code Low	69h(Attribute ID of explicit message) *1								
	+02H	Response code High	00h								
Record	+03L	Error code Low	error code (low byte) of message response (Normal : 00h)*2								
data0	+03H	Error code High	error code (High byte) of message response(Normal : 00h)*2								
newest	+04L		Numerical value : I/O Address								
data	+04H		MSB LSB								
	+05L		07 06 05 04 03 02 01 00								
	+05H	Short-circuit record data	OF OE OD OC OB OA O9 O8								
F	+06L	I/O 0 – 63									
F	+06H										
F	+07L		3F 3E 3D 3C 3B 3A 39 38								
	+07H		Bit data=0 : Normal , Bit data=1: Short-circuit								
	+08L	Get/Set flag	Bit0=0 : Get, Bit0=1 : Set, Bit1 – 7=0								
	+08H	(Reserved)	00h								
F	+09L	Node address (Hex)	00h – 3Fh (0 – 63)								
F	+09H	(Reserved)	00h								
F	+0AL	Response code Low	67h(Attribute ID of explicit message) *1								
F	+0AH	Response code High	00h								
Current	+0BL	Error code Low	error code (low byte) of message response(Normal : 00h)*2								
data0	+0BH	Error code High	error code (High byte) of message response(Normal : 00h)*2								
nowoot	+0CL		Numerical value : I/O Address								
newest data	+0CH		MSB LSB								
data	+0DL		07 06 05 04 03 02 01 00								
F	+0DH	Short-circuit current data	0F 0E 0D 0C 0B 0A 09 08								
F	+0EL	I/O 0 – 63									
F	+0EH										
F	+0FL		3F 3E 3D 3C 3B 3A 39 38								
F	+0FH		Bit data=0 : Normal , Bit data=1: Short-circuit								
	+10L	Same as record data0	Same as record data0								
Record	1										
data1	+17H										
	+18L	Same as current data0	Same as current data0								
Current											
data1	+1FH										
	+20L	Same as record data0	Same as record data0								
Record											
data2	1										
	+27H										
	+27H +28L	Same as current data0	Same as current data0								
Current	+27H +28L 	Same as current data0	Same as current data0								
Current data2		Same as current data0	Same as current data0								
	+28L +2FH										
data2	+28L 	Same as current data0 Same as record data0	Same as current data0 Same as record data0								
data2	+28L +2FH +30L 										
data2	+28L +2FH +30L +37H										
data2	+28L +2FH +30L 	Same as record data0	Same as record data0								

(2) Format of disconnection data area

Data	Relative address	Content	Description										
	+00L	Get/Set flag	Bit0=0 : Get, Bit0=1 : Set, Bit1 – 7=0										
	+00H	(Reserved)	00h										
	+01L	Node address (Hex)	00h – 3Fh (0 – 63)										
	+01H	(Reserved)	00h										
	+02L	Response code Low	6A(Attribute ID of explicit message) *1										
	+02H	Response code High	00h										
Record	+03L	Error code Low	error code (low byte) of message response(Normal : 00h)*2										
data0	+03H	Error code High	error code (High byte) of message response(Normal : 00h)*2										
newest	+04L		Numerical value : I/O Address										
data	+04H		MSB LSB										
	+05L		07 06 05 04 03 02 01 00										
	+05H	Disconnection record data	0F 0E 0D 0C 0B 0A 09 08										
	+06L	I/O 0 – 63											
	+06H												
	+07L		3F 3E 3D 3C 3B 3A 39 38										
	+07H		Bit data=0 : Normal , Bit data=1: Disconnection										
	+08L	Get/Set flag	Bit0=0 : Get, Bit0=1 : Set, Bit1 – 7=0										
	+08H	(Reserved)	00h										
	+09L	Node address (Hex)	00h – 3Fh (0 – 63)										
	+09H	(Reserved)	00h = 3Fh(0 = 63) 00h										
	+0AL	Response code Low	68h(Attribute ID of explicit message) *1										
	+0AH	Response code High	00h										
Current	+0BL	Error code Low	error code (low byte) of message response(Normal : 00h)*2										
data0	+0BH	Error code High	error code (High byte) of message response(Normal : 00h)*2										
nowoot	+0CL		Numerical value : I/O Address										
newest data	+0CH		MSB LSB										
uutu	+0DL												
	+0DH	Disconnection current data	07 06 05 04 03 02 01 00 0F 0E 0D 0C 0B 0A 09 08										
	+0EL	I/O 0 – 63											
	+0EH												
	+0FL		3F 3E 3D 3C 3B 3A 39 38										
	+0FH		Bit data=0 : Normal , Bit data=1: Disconnection										
	+10L	Same as record data0	Same as record data0										
Record													
data1	+17H												
	+18L	Same as current data0	Same as current data0										
Current data1	I												
udid I	+1 _F H												
	+20L	Same as record data0	Same as record data0										
Record	I												
data2	+27H												
a	+28L	Same as current data0	Same as current data0										
Current data2	I												
ualaz	+2FH												
	1201	Same as record data0	Same as record data0										
	+30L												
Record	+30L												
Record data3	+30L +37H												
data3		Same as current data0	Same as current data0										
	 +37H		Same as current data0										

9.5.4.4. Message Communication Function

CPU sends explicit message to a slave from a master by MSET command.

(1) MSET ---- Explicit message command (FUN302)

(1-1) Usable devices ((O: usable)
١.			

'			,			,																
	Х	Υ	Μ	Κ	V	Т	С	L	Ρ	D	R	Ν	S	В	Con	stant						
OP1															C)						
OP2	0	0	0	0	0	0	0	0		0	Ο	0	0									
OP3	0	0	0	0	Ο	Ο	0	0		0	Ο	0	0									
	EX	E	ΞY	GX	((GΥ	ΕN	1 (GΜ	EK	E	ΞV	ET	E	EC	EL	EP	U	EN	Η	ES	EB
OP1																						
OP2	\cap			$\left(\right)$		\cap	\cap			\cap		\bigcirc	\cap		\cap	\cap		\cap	0	\cap	\cap	
012		'	\cup			\cup			\mathcal{O}			\cup	\cup		\cup	\cup		\sim	\cup	\cup	\cup	

(1-2) Number of steps: 5



(1-4) Function:

The message that is saved in the register area shown in OP2 is commanded to the master module shown in OP1, and the response is saved in the register area shown in OP3.

OP1 ----- link program No., link No., data size of the transferred message are set. (Hex data)

F		С	В		8	7				0
	 _			_				_		

link program No.(1 - 3) link No.(1 - 8) data size of the transferred message(10 – 138bytes : 0A - 8Ah)

OP2 ---- The top address of the register area that the transferred message is saved is set.

OP3 ---- The top address of the register area that the response data is saved is set.

(1-5) Flag

CY	BO	Ζ	>	=	<	ER
						\Rightarrow

Error flag (ER): Conditions for ON

(1) The link programs No. is except 1 - 3. (Function error 1)

(2) The link No. is except 1 -8. (Function error 1)

(3) The link module of the specified links No. do not exist.

(6) Format of the transferred message

relative word address	setting item	data size	data range
+00W	Destination node address(MAC ID)	2 bytes	0000h - 003Fh
+01W	Service code	2 bytes	0000h - 00FFh
+02W	Class ID	2 bytes	0000h - FFFFh
+03W	Instance ID	2 bytes	0000h - FFFFh
+04W	Service data size	2 bytes	0000h - 0080h
+05W			
	Service data	0 – 128 bytes	-
+44W			

Destination node address (MAC ID): The destination node address (0 - 63) of the explicit message is set.

Service code: The service code defined by DeviceNet is set.

Class ID: The destination class ID of the explicit message is set.

Instance ID: The destination instance ID of the explicit message is set.

Service data size: The byte number of the service data is set.

Service data: The data defined by the service code is set.

Attribute ID: In case that the destination attribute ID of the explicit message is set, it is set to the top of the service data.

(7) Format of the response data

relative word address	setting item	data size	data range
+00W	Completed flag of reception	2 bytes	0000h or 0001h
+01W	Destination node address(MAC ID)	2 bytes	0000h - 003Fh
+02W	Service Code	2 bytes	0000h - 00FFh
+03W	Reserved	2 bytes	indetermination
+04W	Reserved	2 bytes	indetermination
+05W	Service data size	2 bytes	0000h - 0080h
+06W			
	Service data	0 – 128 bytes	-
+45W			

Completed flag of reception: The flag is shown the reception completion of the receiving data. 0000h: not completed, 0001h: completed

Service Code: In case of the normal response, the data that the MSB of the service code specified by the command is set is saved. (ex: service code 10h -> response code 90h)

In case of the error response, 94h is saved.

Service data: The data defined by the service code is set.

In case of the error response, the error code (2 bytes) is saved. So, the service data area must have 2 bytes or more area.

Reserved: For extending in the future

Note) The area saved the response data must clear (set 00h) at the initial stage.

(8) Usage of MSET command

Example for usage

- OP1 ---- Link program No. = 1, Link No. = 3, Data size of transferred message = 16 bytes
- OP2 ---- Top address of register area saved transferred message = D0L

OP3 ---- Top address of register area saved response data = D100L



Condition for execution Usable flag for link command(V90,92,94,96,98,9A,9C,9E)

The usable flag for the link command is shown the response condition for the explicit message command. The address of the flag is determined by link No.

Link NO.	1	2	3	4	5	6	7	8
Address of	V90	V92	V94	V96	V98	V9A	V9C	V9E

Note)

- (1) This command can not be executed when CPU has stopped.
- (2) The condition for execution must be edge.
- (3) On the same condition, the number of the executable MSET commands is MAX 15. In case of 16 or more, the function error is occurred.

9.6. Special register

The register associated with the built-in link of PC3JG is as follows.

Address		Content	Remarks
S0A8	Link1	J	
2	2	Link module code	Specially designed for PC3JG
S0AF	Link8	J	
S0B0	(Link2-1)	Link module code	
2	2	(data single mode)	Specially designed for PC3JG
S0B7	(Link2-8)		
S0B8	(Link3-1)	Link module code	
2	2	(data single mode))	Specially designed for PC3JG
SOBF	(Link3-8)		

S3#0 Slave 1~15 S3#1 Slave 16~31 S3#2 Slave 32~47 S3#3 Slave 48~63			
S3#2 Slave 32~47 station (during communication =1) DLNK-M2			DC link pools
S3#3 Slave 48~63			
S3#4			
	S3#4	DLNK Master status area	DLNK-M2
S3#5 DEINICINIZ	53#5		

S3#C	Slave 1~15	
S3#D	Slave 16~31 The state of connection of the child	PC link PC3JG
S3#E	Slave 32~47 station (existence of connection	DLNK-M2 PC3JG
S3#F	Slave 48~63	
S3*0		
	Register for rink error information output	
S3*B		
S3*C	Slave 1~15	
S3*D	Slave16~31 Specify separation of the child	PC link
S3*E	Slave32~47 station (separation=1)	DLNK-M2
S3*F	Slave48~63	

Note. PC3JG PC3JG built-in link is exclusively applied.

The above address is determined by link Number.

In the data separate mode, "link No. in each program", "#" and "*" correspond as follows.

Link No.	1	2	3	4	5	6	7	8
#	0	2	4	6	8	Α	С	Е
*	1	3	5	7	9	В	D	F

In the data single mode, the "link 2-1 to 2-8" and "3-1 to 3-8" correspond as follows.

Address		Name	correspondence
ES000	Link2-1	Communication(Link)	Correspondence toS300~S3FF
~		Module	
ES0FF	Link2-8	Status info.	
ES100	Link2-0	Communication(Link)	Correspondence toS300~S3FF
	Link3-1	Module	
ES1FF	Link3-8	Status info.	


Link module code list

module name	code	
PC link master	0102	
PC1-I/F output	0102	
PC link slave	0002	
PC1-I/F input	0002	
Computer link	0003	
ME-NET master	0104	
ME-NET slave	0004	
SIO module	0005	
Memory card I/F	0005	
High speed remote I/O	0008	
AS-I	0008	
HPC link master	4009	
SUB-CPU master	4009	
HPC link slave	**09	** : Sla
SUB-CPU slave	**09	** : Sla
2-port M-NET	0002	
Pulse output module	0100	
DLNK-M	8008	
DLNK-S2	8008	
DLNK-M2	8208	
Ethernet	8203	
AF1K	800E	
MA1K	810E	
Motion controller	820E	
FL-net(8KB)	8009	
FL-net(16KB)	8109	
FL-net(32KB)	8209	
PROFI-S2	8309	

- ** : Slave number
- ** : Slave number


10. Message display

PC3JG message display has four types of monitor modes: "Monitor of operation state", "Monitor of error code", "Monitor of I/O state", "Monitor of link communication state", and "Library information". These modes are readily switched, by pushing a mode push button, from "Monitor of operation state", "Monitor of error code", "Monitor of I/O state", "Monitor of link communication state", "Monitor of operation state", "Monitor of I/O state", "Monitor of I/O state", "Monitor of link communication, from "Monitor of operation state", "Monitor of I/O state", "Monitor of I/O state", "Monitor of link communication state", "Monitor of operation state", "Monitor of link communication state", "Monitor of I/O state", "Monitor of link communication state", "Monitor of library information", up to "Monitor of operation state".



10.1. Monitor operating state

"Message display" indicate the operating statuses and error statuses of PC3JG.



- (1) The selection program number by operating mode is indicated .
 The program number "G123" is indicated in PC3JG mode .
 The program number "2 MOD" is indicated in PC2 mode .
- (2) The program runs drawing a letter "8" during operation. The program indicates " " while halted.
- 10
- (3) ERR or ALM is indicated at the time of abnormal. Moreover, the error code of 2 figures is indicated
- (4) While writing data to a flush memory, "W" is blinking. If power supply is cut off in the process of writing, backup of the program or data is not properly carried out.Writing data to the flush memory will be finished in a minutes.Take care not to cut off power supply while "W" is blinking.

10.2. Error code monitor

Error history information is indicated.

	P C 3 J G
PWR = (5) RUN = MODE E/A = (4) INC	X00 Y01 (1) 0 1 2 4 5 6 7 8 9 A B C D E E X02 Y03 (3)

- (1) Error history information number is indicated. The 8 error histories from No.0 to No. 7 are indicated in order by pushing INC push button
- (2) The error code is indicated.
- (3) The error message code is indicated.
- (4),(5) Change the indication by pushing INC push button 4) and MODE push button at the same time; the order is "error message" → "detailed error information" → "time of occurrence" → "error message."

10.3. I/O monitor

ON/OFF of built-in I/O (64points : X/Y000 to 03F) is indicated.

	PC3JG
PWR = RUN = MODE E/A = (3) INC	X00 Y01 0 1 2 3 4 5 6 7 8 9 A B C D F F X00 Y03 (2)


(1),(2) ON/OFF of built-in I/O (64points : X/Y000 to 03F) is indicated.

Change the indication by pushing INC push button (3); the order is "all indication of 64 points" \rightarrow "indication X00W and Y01W(hexadecimal system and four digits)" \rightarrow "indication X02W and Y03(hexadecimal system and four digits)" \rightarrow " all indicat ion of 64 point.

X or Y show the input or output composition of PC3JG.

10.4. Monitor link communication state.

The communication state of the built-in links (SN-I/F. CMP, PC, DLNK-M2) is indicated.



(1) The communication state of the SN-I/F/ built-in computer / built-in PC link is indicated. ([CMP] is displayed in case of selecting the built-in computer.)

([PC] is displayed in case of selecting the built-in PC link.)

In case of SN-I/F

The display, "___" alternately below a TOYOPUC-PCS display during communication.

"" indicating during operation' is to image communication, not to display a real communication data

In case of built-in computer link

The display, "___" alternately below a CMP display during communication.

"" indicating during operation' is to image communication, not to display a real communication data

In case of built-in PC link

The display, "[]" flashes alternately below a PC display during communication.

"" indicating 'during operation' is to image communication, not to display a real communication data

The error code is indicated when the error occurs.

Error code	Connection/Normal	Cause		
*1	When connected	Link parameter and setting		
*2	When connected	Link parameter and setting		
*4	During normal communication	Wiring and the like		
07	During normal communication	Confirm the error code of the		
07	During normal communication	master station.		
08	When starting normal	Confirm the error code of the		
00	communication	master station.		
*9	When connected	Link parameter and setting		
*0	When connected	The abnormalities in a connection sequence		

*indicates the slave station number.

(2) The communication state of built in DLNK-M2 is indicated

The node address is indicated during communication.

Error code	The content of the error
D2	Configuration abnormality(not yet supported slave)
D6	Collating abnormality(absence of the slave)
DO	Collating abnormality(no coincidence of byte number)
D9	Transfer abnormality
E0	Transmit abnormality(network power supply abnormality)
E2	Transmit abnormality(transmit time-out)
F0	Node address overlapping
F1	Bussoff Detect
F3	Set switch abnormality
F6	Watch dog abnormality
F8	Nonvolatile memory abnormality
F9	RAM abnormality

The error code is indicated when the error occurs.

(3) State of communication speed of PCwin and CPU

It is displayed as "H" at position when communication speed is high-speed.

To enable a high-speed communication, it is necessary for the baud rate to be set by AUTO in setting PCwin.

For the communication setting method, please operate "setting" and then operate "the communication module setting".

Communication Module Set	tup		×
Target : CPU		Condition	Via-link.
Comment :			
Description Select module and the conditions. For Ethern Via-Link.			OK Cancel
	Set communication of	condition	×
	Communication por	t COM1	ОК
	Baudrate	AUTO	Cancel


10.5. Library information

(1) ID and version information in the library

When INC is pushed, it is displayed each ID and version on the indicator in order of FB library, the standard library and the user library.

(The version of CPU corresponds to user and/or the standard library since 2.00.)

(For details, please refer to T-315 in manual of the library.)



(2) Display of library status

The character displayed on the right-obliquely downward of indicator means the kind of the library mounted on CPU now.





The state of the indicator when each library is mounted is displayed. (CPU correspond to user and standard library is since version2.00.For the previous version before ver.2.00, it displays only a)





b. standard library













g.FB+standard+user library







(3) Display of error detail

Explanation of the library call error (7C)

The output of the indicator in the state that the FB library, the standard library and the user library are not enabled is as follows. (B and C are displayed in using the version of CPU since ver.2.00.)




B standard library disable




When you use the version of CPU since ver.2.00, the following "case 1" and "case 2" are output to the indicator.

(case 1)When program capacity in P2 is 32Kw or more and enabled user library.




(case. 2)When program capacity in P3 is 32Kw or more and enabled the standard library.




(4) Limitations when standard and user library is used (Since ver.2.00)

When the standard and user library is used at the time that operation mode is in PC3JG division mode, there is a limitation in the program capacity shown in the following figures. However, there is no limitation in separate mode 1-5. The FB library is usable as usual.



When the standard and user library is not used at the time that operation mode is in PC3JG division mode, the program capacity is equal to the program capacity before ver.1.90.




11. SFC Programming(Sequential Function Chart) FB Programming(Function Block)

SFC is a graphical programming language like a flow chart specified in "IEC61131-3" A specially designed programming soft ware "PCwin" is necessary for programming by SFC or FB. Refer to "Instruction manual for SFC introduction" and "PC win" about programming by SFC. Refer to "PCwin" about programming by FB.


11.1. Indication of SFC.

When SFC program is stored, "SFC" is indicated in the display.



11.2. Indication of FB.

When FB program is stored, "FB" is indicated in the display.



The function blocks are used.

11.3. Restriction of SFC

When carrying out Programming based on SFC, Data memory area indicated below is selected exclusively for execution control of SFC. Therefore, be careful that it can not be used as user memory.

Further, note that sometimes programming based on SFC is not possible depending on the operation mode. Since "V58 – V5D" and "EV 800 – EVBFF" of special relay are also occupied for SFC execution control, do not access this area.

Data area	Program No.	Steps	Transitions	Actions/ Step	Action Labels	SUB- SFCs	Processes		The data memo	bry occupation are	a
PC3JG	P1		1000	16	1000	256	100	P1-R580~R7FF	ET000~ET5FF	H000~H5FF	EN000~EN5FF
Separate	P2	*1	1000	16	1000	256	100	P2-R580~R7FF	2×2	™000~⊓5FF	2×2
Mode	P3		1000	16	1000	256	100	P3-R580~R7FF	2	2	Ł
Separate	P1	500	1000	16	1000	256	100	P1-R580~R7FF	ET000~ET1FF	H000~H1FF	EN000~EN1FF
mode1	P2	500	1000	16	1000	256	100	P2-R580~R7FF	ET200~ET3FF	H200~H3FF	EN200~EN3FF
moder	P3	500	1000	16	1000	256	100	P3-R580~R7FF	ET400~ET5FF	H400~H5FF	EN400~EN5FF
Separate	P1	1000	1000	16	1000	256	100	P1-R580~R7FF	ET000~ET3FF	H000~H3FF	EN000~EN3FF
mode2	P2										
modez	P3	500	1000	16	1000	256	100	P3-R580~R7FF	ET400~ET5FF	H400~H5FF	EN400~EN5FF
Soporato	P1	500	1000	16	1000	256	100	P1-R580~R7FF	ET000~ET1FF	H000~H1FF	EN000~EN1FF
Separate mode3	P2	1000	1000	16	1000	256	100	P2-R580~R7FF	ET200~ET5FF	H200~H5FF	EN200~EN5FF
modes	P3										
Saparata	P1	500	1000	16	1000	256	100	P1-R580~R7FF	ET000~ET1FF	H000~H1FF	EN000~EN1FF
Separate mode4	P2	500	1000	16	1000	256	100	P2-R580~R7FF	ET200~ET3FF	H200~H3FF	EN200~EN3FF
mode4	P3										
Concerto	P1	500	1000	16	1000	256	100	P1-R580~R7FF	ET000~ET1FF	H000~H1FF	EN000~EN1FF
Separate	P2										
mode5	P3	500	1000	16	1000	256	100	P3-R580~R7FF	ET400~ET5FF	H400~H5FF	EN400~EN5FF
Olasta	P1	500	1000	16	1000	256	100	R580~R7FF	ET000~ET1FF	H000~H1FF	EN000~EN1FF
Single mode1		P2			Imposible			Imposible			
moder		P3			In	posible		Imposible			
Olasta	P1	1000	1000	16	1000	256	100	R580~R7FF	ET000~ET3FF	H000~H3FF	EN000~EN3FF
Single mode2	P2										
modez		P3			Imposible			Imposible			
o:	P1	500	1000	16	1000	256	100	R580~R7FF	ET000~ET1FF	H000~H1FF	EN000~EN1FF
Single		P2			In	posible			Im	posible	
mode3	P3										
	P1	1000	1000	16	1000	256	100	R580~R7FF	ET000~ET3FF	H000~H3FF	EN000~EN3FF
Single	P2										
mode4	P3										
	P1	500	1000	16	1000	256	100	R580~R7FF	ET000~ET1FF	H000~H1FF	EN000~EN1FF
Single	P2										
mode5	P3										
	P1	500	1000	16	1000	256	100	R580~R7FF	ET000~ET1FF	H000~H1FF	EN000~EN1FF
Single		P2	A			posible	R			posible	
mode6	P3										
PC2 interchange		P1			Im	posible					
Usable number		0000 -9999	0000 -9999		000- 999	000- 255	00-99				

*1 The number of steps for which each program number can be used is shown (PC3JG Separate mode).

				Example
$P1+P2+P3 \le 1500$	P1	P2	P3	Explanation
P1+P2 ≤ 1000 P2+P3 ≤ 1000	700	300	500	At 700 step use of P1. P2 is 300(1000-700) step. P3 can use 500 steps.
P3 ≤ 500	400	600	400	At 400 step use of P1. P2 is 600(1000-400) step. P3 can use 400(1000-600) step.

*2 The use area in the ET/H/EN address is decided depending on the number of use steps of each program.

- (1) They cannot be used in PC2 compatible mode/PC2/PC1 series•MX.
- (2) In case of single mode, it can be used only in Program 1.
- (3) When Program capacity is 16 KW, step number is restricted to maximum 500.
- (4) Identifier R (Link Register Area) and Extension Timer Area of User Data Memory are for SFC control.
- (5) Extension label (EL****) is for SFC.

Note) Extension Timer and Counter and Extension Label reserved for SFC can not be used.

Co-existence of SFC and usual LD (Ladder) is possible. Even when using SFC, no special setting is required. When programming is carried out with SFC, always carry out Editing and Monitoring with "PC Win". Never carry out editing with peripheral devices like Hellowin, GH3 etc. which corresponds only with LD.

12. Tool

Tools are as follow.

I/O operation panel

I/O check (for output)

In case of using this function, Pcwin Ver5.1 or later must be used.

Refer to "PCwin" about explaining in full.

12.1. I/O operation panel

This function is the debug support function that enables I/O operation when actual input device is not connected.

Input from this I/O operation panel ignores the input from sequence program and forcibly turns I/O ON/OFF.


(Note) Forced output of the output in the I/O operation panel function cannot be carried out.

About difference from [Forced ON/OFF of I/O]

- Forced ON/OFF of I/O :There is forced setting of I/O but thereafter, it is the actual input state.
- I/O Operation Panel (Input Retention) : Retains I/O state even after I/O operation setting. (Only PC3JG is valid)

Setting type

- Hold : Holds input state from I/O operation panel.
 (Actual input of the sequence program is ignored) (PC3JG)
- 1 Shot : Carries out forced setting only once. After execution, input of actual sequence program becomes valid. (This function is similar to [I/O Forced ON/OFF]



displayed while executing this function

12.2. I/O Check (for Output)

This function is meant for output wiring check at the time of equipment start up. Output based on I/O check function forcibly turns I/O ON/OFF ignoring the output of sequence program.

Kindly avoid using the equipment under operation and also take sufficient care for safety.

(Note) Forced output of input cannot be carried out in the I/O check function.

Automatic Stoppage Timer


This timer is meant for stopping the present function automatically on the PC3JG side, in case communication between Pcwin and PC3JG breaks, for the safety of the system. It can be set in the range of 2~300 sec.

Kindly carry out setting on the I/O operation panel.




displayed while executing this function


Appendix 1. Dimensional outline drawing Appendix 1-1 PC3JG




Appendix1


Appendix1-2 Power module










Appendix 1-3 Selector module










Appendix 1-4 I/O module









Appendix1-5 (1) 8Slot Base Base




(2) 8Slot Base(2)




(3) 6Slot Base



(4) 4Slot Base




(5) 2Slot Base




Appendix1-6 Selector Base


(1) 8Slot Selector Base




(2) 6Slot Selector Base




(3) 4Slot Selector Base




Appendix1-7 Installation dimension (1) 8Slot Base




(2) 8Slot Base(2)






(4) 4Slot Base



(5) 2Slot Base



Appendix 2. Others

Appendix 2-1 Module type discriminating codes

Module type discriminating codes are hexadecimal 2-digit numeric values(00 - FF) assigned to each module every type, which are used for I/O module allocation parameters.

The I/O occupation point is a value of two hexadecimal digits (either 00, 16, 32, 48 or 64) by the modules, and the point used for the I/O module allocation parameter etc.

These are set up using various Programmers (PCwin etc.).

Types of modules					Identification code		allocation points	
t	IN-11	AC100/115V inpu	0F		16			
Input	IN-12	DC24V input	07		16			
_	IN-22D	DC24V input		06		32		
	OUT-1	AC100/115V TRI	AC output	1F		16		
	OUT-3	AC240/DC24V Independent Con	itact output	2E		16		
	OUT-4	AC240VTRIAC out		1D		16		
	OUT-11	AC100/115V TRI	AC output	1E		16		
ut	OUT-12	AC240/DC24V C	ontact Output	2F		16		1
Output	OUT-15	Power MOSFET		14		16		
	OUT-16	Power MOSFET	Output(+) COM.	15		16		
	OUT-18	Transistor Output	t(-) COM.	16		16		
	OUT-19	Transistor Output	t(+) COM.	17		16		
	OUT-28D	Transistor Output	t(-) COM.	13		32		
	OUT-29D	Transistor Output	t(+) COM.	12		32		
Ur	installed module			7F		00		
	PC/CMP-LINK	Case of PC Link		B2		00		
	PC/CMP2-LINK	Case of CMP Lin	k	B3		00		
	2PORT-LINK	2-Port link		Note 2				
	2PORT-M-NET	2-Port M-NET		B2		00		
	HPC-LINK HPC-LINK2	High Speed PC li	nk	B9		00		
			8KB	C9		00		1
ч	FL-net	FL-net	16KB	D9		00		1
Communication			32KB	E9		00		
unid	ME-NET	ME-NET	1	C4		00		
шu	RMT-I/O M	High speed Remote I/O Master		B8		00		
Col	EN-I/F	Ethernet		B3		00		
	S-LINK	S-Link			Not	e 3		
	B7A-I/F	B7A-Interface		06		32		1
	MPLX-TR-I/F	Multiplex Transmission I/F		BC	7F	00	00	*
	J-DLNK-M							1
	J-DLNK-M2	Device Net	Device Net		B8		00	
	J-DLNK-S2					ļ		<u> </u>
	AS-i M	ASi interface		B8		00		

Appendix2

	Ту	pes of modules	Identifica	tion code	allocatio	n points	Note1
	COUNTER	High Speed Counter	2	8	6	4	
	AD	Analog Input	2	9	6	4	
	DA	Analog Output	0	A	3	2	
	SIO	Serial I/O	В	5	0	0	
	AF1KA-C	1 axis CNC	BE	7F	00	00	*
	MA1KA-C	Multi axes motion controller		15	00	00	
a	AF1VI-C	Absolute 1 axis CNC	2C	7F	64	00	*
special	MC360VI-C	Absolute Indexing	3C	7F	64	00	*
S	PC1-I/O-I/F	PC1 Bus Interface	В	2	0	0	
	SUB-CPU	Sub CPU	B9	7F	16	00	*
	ID I/F	ID Interface	BD	7F	16	00	*
	PULSE OUT	Pulse Output	C	:0	0	0	
	SIO-M	Modem Interface	B	5	0	0	
	MEMORYCARD-I/F	Memory card I/F	В	5	0	0	
	DIAGNOSTIC	Diagnosis Module	CE	7F	00	00	*

- Note 1) *-mark shows the modules which occupies two slots. Native identification codes and allocation points are set in the left one of these two slots and code-7F / point-00 set in the remaining right slot.
- Note 2) A different coding method is used for 2-port links.
 code-7F/point-00 meaning that no module is mounted shall be used for the point at which 2-port is mounted. Instead, code-B2/point-00 for PC link or code-B3/point-00 for computer link shall be used for slots 0 and 1 of one of racks 8 to E as determined by the 2-port link switch.
 (The CPU considers that a PC link or computer link is mounted in slot 0 and 1 of one racks 8 to E.)
- Note 3) The identification codes of S-LINK are assigned differently from the above. The mounting position of S-LINK is given code-7F/point-00 (module not installed). Instead, slots 0, 1 are given code-27/points-64 of racks 1 through E (set by the switch of S-LINK) and slot 2 is given code-27/points-32.Total points is 160 points.

Appendix 2-2 Individual current consumption of each module


Module	Current consumption (mA)	Module	Current consumption (mA)
PC2J/J16/J16R	260	MPLX-TR-I/F	700
PC2JS/JR	190	J-DLNK-M	180 (5VDC main part)
PC2JC	330		25 (24VDC communication part)
PC2J16H/J16HR	370	J-DLNK-M2	300 (5VDC main part)
PC2J16P/J16PR	390		40 (24VDC communication part)
SELECTOR	31	J-DLNK-S	100 (5VDC main part)
SELECTOR BASE	32 (8,6,4 slot)		25 (24VDC communication part)
IN-11,12	60 ^{*1}	J-DLNK-S2	180 (5VDC main part)
1N-22D	63 ^{*1}		25 (24VDC communication part)
OUT-1,4	174 ^{*1}	COUNTER	300
OUT-3	356 ^{*1}	AD	140
OUT-11	336 ^{*1}	DA	670
OUT-12	380 ^{*1}	SIO	310
OUT-15,16	310 ^{*1}	AF1KA-C	1000
OUT-18,19	136 ^{*1}	MA1KA-C	1000
OUT-28D,29D	210 ^{*1}	AF1VI-C	1900
PC/CMP-LINK	170	PC1-I/O-I/F	200
PC/CMP2-LINK		ID I/F 1ch	170(5VDC)
2PORT-LINK	330		190(24VDC)
2PORT-M-NET	150	ID I/F 2ch	190(5VDC)
HPC-LINK	250		380(24VDC)
HPC-LINK2		SUB-CPU	380
FL-net	600	PULSE OUT	250
ME-NET	600	SIO-M	310
RMT-I/O M	210	MEMORY CARD-I/F	100 (no memory card)
RMT-I/O S	210	DIAGNOSTIC	650
EN-I/F	600		
S-LINK	100		
B7A-I/F	100		

*1 The current consumption of input/output module is based on the condition of all ON (Typ.).

Appendix 2-3 Error in self-contained clock

TOYOPUC-PC3JNF and TOYOPUC-PC3JNM self-contain a quartz oscillator type clock. The quartz oscillator provides high precision oscillation frequency, but it fluctuates slightly depending on temperature.

The chart below shows the frequency - temperature characteristic of the quartz oscillator for reference use.



The frequency characteristic can be approximated by the following equation.

 $\Delta fx(PPM)=f_0T+a(\theta T-\theta x)^2$

∆fx(PPM):	Frequency deviation at a certain temperature degree
FoT(PPM):	Frequency deviation at 0T
a(PPM/°C):	Secondary temperature coefficient (-0.035±0.005PPM/°C ²)
θT(°C):	Peak point temperature(25±5°C)
θx(°C):	Ambient temperature

Error under approximately 11.574PPM is 1 sec/day.

Appendix 2-4 Hexadecimal system

The hexadecimal is one type of numerical expression, wherein the digit is carried over every 16.

(EX.) 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 1A, 1B, 1C, 1D, 1E, 1F, 20, · · ·

13AC5

As per (EX.), numerals exceeding 9 are represented by A,B,C,D,E and F. Calculator, etc. handles data with 8 bits, 16 bits, 32 bits, etc. If these data are expressed in decimal system we are usually, the data expressed with 1 - 10 are easy to understand, but those exceeding 10 are difficult to understand the contents thereof. To eliminate such difficulty, octal number system and hexadecimal system are used.

Hexadecimal expression

Higher Lower						
23 = 8	22 = 4	21 = 2	20 = 1	Hexadecima I		
0	0	0	0	0		
0	0	0	1	1		
0	0	1	0	2		
0	0	1	1	3		
0	1	0	0	4		
0	1	0	1	5		
0	1	1	0	6		
0	1	1	1	7		
1	0	0	0	8		
1	0	0	1	9		
1	0	1	0	А		
1	0	1	1	В		
1	1	0	0	С		
1	1	0	1	D		
1	1	1	0	Е		
1	1	1	1	F		

In the case of hexadecimal system, numerals 0 - 15 are expressed with 0 - F as left. For example, 20 bits are expressed as follows.


Higher				Lower
0001	0011	1010	1100	0101
1	3	^	C	5

Also, 16 bits are expressed as follow.

Higher			Lower	
0001	0010	0011	0100	1234
1010	1011	1100	1101	ABCD
1110	1111	0001	0010	FE12


0 and 1 status in each bit can be well understood by use of hexadecimal expression.

Appendix 2-5 Precautions in use of output modules OUT-15 and -16



In the above diagram, even while the output portion OUT ** of OUT-15 and -16 Modules is kept OFF in the sequence program, rush current flows across the OUT ** for 1 to 2 mS when DC24V is rapidly applied to loads by switching ON the push button (PB). Rush current across the OUT ** differs as follows depending on loads.

(1) Case of resistance load



Rush current of such an extent does not allow ordinary valves (solenoids) to turn ON. But RUN LED could turn ON momentarily

ON

(Response speed of ordinary valves is around 10 ms.)

ON

- The descriptive contents of this Manual are subject to change due to better improvement of applicable product without prior notice.
- This Manual is issued after careful check and review of the contents thereof. However, should any doubt or any descriptive error be found in the contents, please feel free to contact us.
- It is prohibited to copy and transfer, wholly or partly, the descriptive contents of this manual to others.

1st Edition: May 21,2003 15th Edition: November 7, 2008

* We are ready to comply with your request for maintenance,

Please forward: Service Group (Phone: 0566-21-8621), Higashi-Kariya Plant

JTEKT CORPORATION

Machine Tools&MECHATRONICS DIVISION

HIGASHI KARIYA Plant KitaJizoyama1-7,Nodacho,Kariya, Aichi-Pref.

Post Code 448-0803 Japan

TEL 81-566-21-8611 FAX 81-566-23-6670

[©] **JTEKT CORPORATION** 2003-2008.

* The specification and other given in this manual are subject to change due to improvement without prior notice.

* Any product applicable to the strategic goods (or the services) stipulated in the Foreign Exchange and Foreign Trade Control Act is subject to export license of the Japanese Government, where exported to overseas.

